
	Where results make sense

Topic: Accellera

Related Topics

FTL Games

PzH 2000

Emil Orlik

Orkhon

Allegan

42nd Street (film)

XPAK

David Weinstein

Tom Smothers

ZOB

Genie

CICA

Legal release

Joe Penner

Talk radio

	Mentor Graphics Donation of SystemVerilog Assertion Version of Open Verification Library Accepted by Accellera
		The Accellera OVL committee also approved the creation of a new subcommittee for the OVL-SVA library, to be chaired by Mentor.
		Accellera provides design standards for quick availability and use in the electronics industry.
		As a result of Accellera's partnership with the IEEE, Accellera standards are provided to the IEEE standards body for formalization and ongoing change control.
	www.mentor.com /products/fv/news/0-in_ovl_sva.cfm (502 words)

	Accellera - Terms and Conditions of Use
		Accellera does not warrant or represent the accuracy or content of the material contained herein, and expressly disclaims any express or implied warranty, including any implied warranty of merchantability or suitability for a specific purpose, or that the use of the material contained herein is free from patent infringement.
		Accellera shall not be responsible for identifying patents for which a license may be required by an Accellera standard or for conducting inquiries into the legal validity or scope of those patents that are brought to its attention.
		Accellera is the sole entity that may authorize the use of Accellera-owned certification marks and/or trademarks to indicate compliance with the materials set forth herein.
	www.accellera.org /activities/ovl/TermsConditions (719 words)

	EETimes.com - Accellera reneges on IEEE SystemVerilog transfer (Site not responding. Last check: 2007-09-17)
		Accellera has reneged on its commitment to transfer the SystemVerilog extensions to the IEEE 1364 standard so that the extensions can be integrated into the parent language.
		The decision of the Accellera Board of Directors to renege on its commitment to transfer SystemVerilog to the IEEE 1364 Verilog Standards Group was based purely on political reasons, and not technical ones.
		The Accellera Board is literally reneging (going back on its promise or commitment) on its stated purpose and goal to transfer SystemVerilog to the IEEE 1364 standards group.
	www.eetimes.com /showArticle.jhtml?articleID=21400781 (5356 words)

	Accellera approves new version of co-emulation modeling interface standard - Management Technology News by ...
		The Accellera EDA standards organization said its standard co-emulation modeling interface 1.1 was approved by the organization's board of directors last month.
		Accellera will continue to work on the standard for eventually handoff to IEEE for standardization.
		Dennis Brophy, Accellera chair, said that the handoff would probably not take place for a year a more, but that Accellera's interface technical committee has already started meeting to discuss simplification improvements to the standard prior to the handoff.
	www.informationweek.com /management/compliance/163702391 (298 words)

	PRESS RELEASE Accellera Continues to Promote Increased Electronic Design Productivity With Revised VHDL Standard (Site not responding. Last check: 2007-09-17)
		The revised VHDL standard is available to Accellera members and Accellera VHDL Technical Subcommittee members at www.accellera.org.
		Accellera provides a framework that enables the technical work of its committees, logistics, and the infrastructure for obtaining and distributing required funds and resources.
		Accellera provides design and verification standards for quick availability and use in the electronics industry.
	www.marketwire.com /mw/release_html_b1?release_id=170436&tsource=3 (795 words)

	Embedded.com - Accellera rolls power plan (Site not responding. Last check: 2007-09-17)
		Accellera would gladly accept a donation of CPF, too--just as Cadence has invited its leading competitors to join the PFI advisory group or the forthcoming IEEE working group.
		He noted that the leading EDA vendors already have their own power formats, and that what needs to be done now is mostly a matter of coming up with a common syntax.
		An Accellera effort with multiple technology donations might have been ap- propriate a year ago before CPF was developed, Willis said, but going back to such a process now would slow everything down.
	www.embedded.com /rss/showArticle.jhtml?articleID=193002112 (1332 words)

	EETimes.com - Accellera reviews standards, presents award
		Accellera's decision to pursue SystemVerilog standardization through the IEEE's corporate standards group, rather than the existing IEEE 1364 committee, has raised concerns about the development of incompatible language standards.
		Karen Bartleson, Accellera secretary, said the choice was made because the corporate standards group has an "entity" model of one vote per company, versus the "individual" model that prevails in other IEEE working groups, including IEEE 1364.
		Insiders say some Accellera members were concerned about the number of votes that Cadence Design Systems and Verisity have in the IEEE 1364 group, which has a "one individual, one vote" policy.
	www.eetimes.com /news/design/showArticle.jhtml?articleID=21700066 (602 words)

	Embedded.com - Consultant lauds Accellera's role in SystemVerilog 3.1
		ANAHEIM, Calif. — The Accellera standards organization is playing a crucial role in the development of SystemVerilog 3.1, according to language expert Stuart Sutherland, who spoke at a SystemVerilog workshop at the Design Automation Conference here Monday (June 2).
		Accellera and the IEEE 1364 standards committee clashed on the eve of DAC, as the IEEE 1364 group called for technology donations for the next version of Verilog and set up a user's forum with no input from Accellera.
		He said that Accellera's role was to seek appropriate donations and "munge them together" to form a standard that met the needs of designers.
	www.embedded.com /showArticle.jhtml?articleID=10700189 (811 words)

	Accellera and the IEEE Announce Approval of New and Revised Electronic Design Standards; New IEEE Standards Improve ...
		Accellera, the EDA organization focused on language-based design standards, and the IEEE Standards Association (IEEE-SA) today announced that Accellera's Advanced Library Format (ALF) has been approved as IEEE 1603-2003.
		Accellera assigned the ALF copyright to the IEEE in 2001, and ALF became an IEEE project.
		Accellera is an electronics industry organization driving the worldwide development and use of standards required by systems, semiconductor, and design tools companies that enhance a language-based design automation process.
	www.findarticles.com /p/articles/mi_m0EIN/is_2003_Oct_7/ai_108617173 (557 words)

	Accellera - Home
		Accellera was formed in 2000 through the unification of Open Verilog International and VHDL International to focus on identifying new standards, development of standards and formats, and to foster the adoption of new methodologies.
		Accellera's mission is to drive worldwide development and use of standards required by systems, semiconductor and design tools companies, which enhance a language-based design automation process.
		Join Us We call on all forward-looking companies to explore membership in Accellera and join with the companies that are already driving the future of design and verification languages.
	www.accellera.com (247 words)

	VASG: VHDL Analysis and Standardization Group
		The Accellera VHDL Technical Subcommittee took over the work in 2005, funded its technical editing, and did super-human work to finalize it.
		The Accellera VHDL TC is responsible for the majority of the revision effort.
		When the Accellera VHDL TC has completed and approved draft, they forward the draft to the VASG who then completes the IEEE standardization process for the draft.
	www.vhdl.org /vhdl-200x (555 words)

	Accellera - Wikicompany (Site not responding. Last check: 2007-09-17)
		Accellera was founded in 2000 from the merger of Open Verilog International and VHDL International.
		Accellera is a standards organization devoted to the development of standards and open interfaces in the electronic design automation space.
		Accellera Announces New Unified Power Format Standard to Advance...
	wikicompany.org /wiki?title=Accellera&printable=yes (125 words)

	Magma Design Automation, Inc. - Magma Joins Industry Standards Organization Accellera
		By joining Accellera, Magma has pledged to become actively involved in defining and evolving the SystemVerilog standard, implementation efforts, and interoperability definitions.
		Accellera is located at 1370 Trancas St., #163, Napa, Calif. 94558.
		These forward-looking statements are subject to risks and uncertainties that could cause actual results to differ materially including, but not limited to, Magma’s decision to continue to participate in Accellera, its ability to keep pace with rapidly changing technology and its products’ abilities to produce desired results.
	www.magma-da.com /c/@jaufzNxJG2z0w/Pages/PRAccellera.html (516 words)

	PRESS RELEASE Accellera Announces Corporate Members and Officers (Site not responding. Last check: 2007-09-17)
		In the next year, Accellera will focus on supporting eight standards, including the VHDL standard and the new Open Compression Interface (OCI) test standard, both recently transferred to the IEEE.
		Accellera plans also include further development of its Interface Technology or SCE-API (Standard Co-Emulation Applications Programming Interface), Open Verification Library (OVL) and Analog Mixed Signal (AMS) standards, as well as efforts to define a Unified Power Format (UPF) standard.
		Accellera has developed seven standards that have been ratified by the IEEE.
	www.marketwire.com /mw/release_html_b1?release_id=168520&tsource=3 (446 words)

	Accellera approves SystemVerilog 3.1a, ponders IEEE move (Site not responding. Last check: 2007-09-17)
		SystemVerilog 3.1a is the version that will go to the IEEE for standardization, but Accellera board members are reportedly reconsidering whether it will go to the IEEE 1364 working group, which has had acrimonious relationships with Accellera in the past.
		If Accellera donates the language to some other IEEE entity, some observers fear a potential language split, given that the IEEE 1364 group is directly responsible for the standardization of Verilog.
		Meanwhile, Brophy said, Accellera is continuing a dialog with EDA vendors behind a proposed SystemVerilog implementation working group.
	www.commsdesign.com /printableArticle/?articleID=20900649 (474 words)

	Novas Software: Press Releases (Site not responding. Last check: 2007-09-17)
		Augmenting traditional hardware description language (HDL)-based simulation and debug, new assertion-based verification and related transaction-based techniques can be used to verify designs and their testbenches at the system level.
		The latest version of the SystemVerilog standard approved by Accellera extends Verilog HDL to support architectural and behavioral design and system verification with assertions.
		Accellera is an electronics industry organization that drives the worldwide development and use of standards required by systems, semiconductor and design tool companies that enhance a language-based design automation process This includes support of technical groups involved with developing standards for IEEE 1364 (Verilog HDL) and IEEE 1076 (VHDL).
	www.novas.com /.docs/rid/2/pg/10048 (528 words)

	Standards for language-based design verification: News from Accellera
		Accellera's standards improve the way designers will design electronic circuits and systems in the 21st century.
		Accellera's policy is to transfer its standards to the IEEE.
		Accellera's PSL was developed to address the shortcomings of natural language forms of specification.
	www.electronicstalk.com /news/acc/acc107.html (600 words)

	Programmable Logic DesignLine \| VHDL udpate safeguards IP
		Accellera's VHDL technical subcommittee got to work, with support from such companies as Nokia, Rockwell, IBM, Cadence Design Systems, Mentor Graphics and Synopsys.
		Other enhancements include parameterizable packages using generics; hierarchical signal references for testbenches; composite types that permit elements to be unconstrained arrays; simplified conditionals; unary reduction operators; overloading of logic operators; and some 50 corrections and clarifications to the previous revision of the language.
		Meanwhile, Accellera is "starting to work on object-oriented aspects for VHDL, largely as an underpinning to support transaction-level modeling," Thompson said.
	www.pldesignline.com /193200329?cid=RSSfeed_programmablelogicdesignline_pldlRSS (855 words)

	Leading Electronics and EDA Companies Rally Together in Support of Accellera Formal Property Language
		"The Accellera Formal Verification Technical Committee defined an open, transparent, and fair process that led to the selection of Sugar as the new industry-standard formal property language," said Harry Foster, chairman of the Technical Committee.
		The new Accellera formal property language has the right balance of expressiveness for formal verification tools and intuitiveness for users.
		Accellera's selection of Sugar as the standard property language will pave the way for designers and engineers to more easily develop and deploy advanced verification tools, thereby enabling them to focus on providing competitive advantages to their customers."
	www10.dacafe.com /nbc/articles/view_article.php?section=CorpNews&articleid=28824 (656 words)

	Accellera Announces Formation of Unified Power Format Standards Committee, Invites Electronics Industry to Participate
		Who: Accellera, an electronics industry organization that drives worldwide development and use of standards required by systems, semiconductor and design tools companies, which enhance a language-based design automation process.
		Membership in Accellera is encouraged, but not required, to participate in the development of the standard.
		The goal of the UPF-TSC is to prepare a standard for Accellera approval by the end of 2006.
	www10.edacafe.com /nbc/articles/view_article.php?articleid=303419 (655 words)

	Accellera transfers OpenKit work to Si2
		The transfer was prompted, at least in part, by the hiring last October by Si2 of Nick English, the former chair of the OpenKit Initiative within Accellera, according to Shrenik Mehta, Accellera chairman.
		The OpenKit Initiative, established in 2003, was created to establish standards for the physical design kits used by IC designers.
		According to Accellera, the OpenKit materials being transferred define a custom-design schematic symbol kit that categorizes the common data sets, files, models and IC processes important to establish common design flows.
	eetimes.eu /france/189600005 (740 words)

	PlanetAnalog.com - Magma Joins Industry Standards Organization Accellera; Commits to Participate, Support SystemVerilog ...
		By joining Accellera, Magma has pledged to become actively involved in defining and evolving the SystemVerilog standard, implementation efforts, and interoperability definitions.
		Accellera is located at 1370 Trancas St., #163, Napa, Calif. 94558.
		These forward-looking statements are subject to risks and uncertainties that could cause actual results to differ materially including, but not limited to, Magma's decision to continue to participate in Accellera, its ability to keep pace with rapidly changing technology and its products' abilities to produce desired results.
	www.planetanalog.com /press_releases/bizwire/showPressRelease.jhtml?HeadlineId=213337&CompanyId=2 (576 words)

	Denali Software, Inc.: Denali Elected to Accellera Board of Directors
		"Denali is an influential company in the EDA and IP ecosystem, and we are pleased to have them represented in the Accellera Board of Directors," said Shrenik Mehta, chairman of Accellera.
		"Accellera addresses critical issues in the electronics community, and has a great reputation of success in establishing key language standards for design and verification, including SystemVerilog.
		By joining Accellera and participating on the Board of Directors, we are taking an active role in representing the concerns of Denali customers, and driving new and existing standards that are critical to the design community."
	www.denali.com /news_pr20061005.html (543 words)

	Accellera Interfaces Technical Committee
		On January 13th 2005, the committee approved the 1.1 version of this specification and was ratified by the Accellera board on April 14th 2005.
		Work is now underway to produce a 2.0 version of the specification, which will concentrate on improving the usability of the specification.
		All members are expected to abide by the Accellera published policies and procedures.
	www.eda-stds.org /itc (178 words)

	Gabe's Commentary: Accellera and the SystemVerilog standards process - 6/10/2004 - EDN
		The controversy surrounding the channel chosen by the Board of Directors of Accellera to deliver SystemVerilog 3.1a to the IEEE for national and international standardization has its roots in events that have not been published to my knowledge.
		In late 2003 Accellera joined the CAG because it provided a way to increase its ability to receive corporate input, raise its profile as the most effective incubator of new EDA standards, and potentially increase its membership.
		One of the results was that the coordination of the work between the 1364 WG that was developing the next generation Verilog specification, and the Accellera SystemVerilog Technical Committee did not have a proper structural liaison.
	www.edn.com /article/CA425604.html (1228 words)

Try your search on: Qwika (all wikis)