
	Where results make sense

Topic: Co processors

Related Topics

The Co operative Party

co operative

Co op

Co operative Commonwealth Federation

Manitowoc Shipbuilding Co

D C Thomson Co Ltd

Treasure Co Ltd

co belligerence

co operation

Co NP

List of Co Princes of Andorra

Betws y Coed

In the News (Thu 31 May 12)

EXECUTIVE POWER

Iran

ANALYSIS

Pakistan

Family compact

	Project Overview
		Examples are a DCT processor, an add-compare-select processor for Viterbi decoding, a Galois-module for encryption, an FFT butterfly, or a memory processor.
		The type and the number of satellite processors is determined by the targeted application domain and a family of these will be developed with the appropriate software tools to automate the process.
		This observation is especially important for the control processor in a multimedia terminal where computation requests often come in bursts and the latency between a request for computation and its completion is important.
	bwrc.eecs.berkeley.edu /Research/Configurable_Architectures/texts/overview/overview.html (6270 words)

	Host processor which includes apparatus for performing coprocessor functions - Patent 5119499
		In the past, the co-processor is externally connected to the host processor in order to compensate for a function which is not implemented on a host processor chip due to an integration limitation.
		However, as the architectural technology of the processor advances with the improvement of the integration density of the constituent elements, the auxiliary function which has originally been to be executed in the co-processor can be implemented on the host processor chip.
		3, the host processor fetches the instruction from the main memory 160 (310), decodes the instruction 200 of operation for the co-processor by the instruction decoder 102 (320) to determine whether the designated co-processor number 230 corresponds to the identification code for the execution by the host processor (330).
	www.freepatentsonline.com /5119499.html (2690 words)

	Developing and Integrating FPGA Co-processors with the TiC6X Family of DSP Processors
		The interface selection between the processor and the FPGA is driven by the application characteristics as well as the available interfaces on the processor.
		When the processor communicates with the co-processor, the efficiency of data movement often becomes the dominant factor in the overall system performance.
		External processors are supported in SOPC Builder by implementing the targeted processor interface logic as a IP core that connects to the SOPC Builder Avalon bus.
	www.us.design-reuse.com /articles/article6556.html (1308 words)

	Two-speed clock scheme for co-processors - Patent 4677433
		Once the numeric data processor is reset, the first state of the first signal, provided by the control source, is applied to the input of the clocking generator to select an internal clocking frequency source.
		When the numeric data processor is no longer required, the second signal generated by the control source resets the numeric data processor to tristate its output lines.
		A two-speed clocking scheme is described which is particularly useful for using a slower frequency processor and a processor having a faster frequency which is a multiple of the slower frequency in the same system.
	www.freepatentsonline.com /4677433.html (3256 words)

	Closely Coupled Co-processors for Algorithmic Acceleration
		For example, if a processor has no floating point support and does software emulation for floating point operations, a hardware floating point unit acting as a co-processor can offload the processor resulting in a faster, more efficient system.
		Processor role- After reading input pixel data from memory, the embedded PowerPC™ 405 (PPC405) processor uses either a software or hardware IDCT routine to process the pixels and then store the output into display memory.
		Making use of custom instructions for hardware acceleration, the processor via the APU is able to send data to and receive data from the hardware acceleration modules as shown in Figure 4.
	www.fpgajournal.com /articles_2005/20050830_xlnx.htm (2253 words)

	Co-processors
		Is it a better solution to use a communication controller like 10/100 ethernet Mac or PCI of the processor
		Normall Coopressors are directly interfacable with the processors.
		A co-processor seems to communicate faster with the processor, through CPI or AMBA.
	www.edaboard.com /ftopic88879.html (124 words)

	ARM and DSP Processing
		The processor has found this as one of its greatest niche markets, mainly because of the steps the company has taken to fit into the embedded market and the architecture it has adopted.
		Another point that casts light on why the Piccolo solution to DSP has an advantage is that other processors that operate independently are generally based on "Legacy" technology which was not necessarily the best implementation, whereas with the ARM integration there is no dependence on an inadequate standard.
		The co-processor is attached through a bus to the ARM processor as the co-processor receives instructions it moves data through the input buffer to its own internal instruction pipeline.
	www.cs.umd.edu /class/fall2001/cmsc411/proj01/arm/dsp.html (1125 words)

	The Unix Guardian--Chip Makers Embrace Co-Processors, Again
		In time, of course, math units have been integrated into general purpose processors, much as L1 cache and L2 cache have been and, in some cases, as have main memory controllers, peripheral interfaces, and other external circuits that used to be on a motherboard or in a chip package.
		With the 80486, Intel moved the math unit inside all of its processors; ditto with Motorola and the 68040.
		In many ways, having few different types of general purpose processor complexes--with their caches and memory controllers--that tightly couple to external co-processors is a better idea.
	www.itjungle.com /tug/tug092806-story02.html (1158 words)

	MIPS Technical Tidbits
		The processor operating mode (user, kernel, and starting with the R4000, supervisor mode) determines the accessibility and mapping of the segments in the virtual address space.
		The processor's MMU translates all virtual addresses generated by the CPU through its translation lookaside buffer (TLB), which is essentially a fully-associative cache of recently translated virtual page numbers.
		The current ASID in CP0 and the virtual address generated by the processor are compared against the ASID and virtual page number in all TLB entries.
	www.go-ecs.com /mips/miptek1.htm (1185 words)

	SoC Configurable Platforms -> Co-verification tools vital to SoC mix
		Configurable processors and co-verification schemes are clearly challenging to traditional design methodologies and history has shown that some of the world's most successful companies started out by touting disruptive technologies-consider Intel, Wal-Mart, Toyota and Sony, to name just a few.
		The model for the Xtensa processor consists of two components: an instruction set simulator (ISS), which is a fast, cycle-accurate emulation of the processor, and a bus interface model (BIM), which models the processor interface signals of the Xtensa core.
		Adding four instructions to the Xtensa processor leads to an improved D ES algorithm that runs between 40 times and 80 times faster than a highly tuned software implementation on the same processor.
	www.us.design-reuse.com /articles/article2536.html (2138 words)

	Video Signal Processors
		The memory interface is capable of running at clock rates equal to the processor core, and is designed for synchronous DRAM, synchronous burst SRAM, or async.
		The vector processor is supplied with data through two 256b buses from the shared cache subsytem.
		There are several processors which deserve to be included in the above group, but which for one reason or another (mostly time) weren't described or considered.
	web.media.mit.edu /~wad/vsp/node1.html (1810 words)

	IDT Introduces IP Co-processors with Seamless QDR Interface to Intel's New Network Processors \| IDT
		IDT is working with Intel to provide comprehensive packet-processing enablers, including a simulation model and complete software support for the application library, which simplifies the development process for network equipment designers, resulting in faster time to market and lower design costs for next-generation equipment.
		Based on the integration of content addressable memory (CAM) technology and high-performance logic, IDT's new ternary IP co-processors are designed to seamlessly interface to QDR-based network processors (NPU).
		IDT's IP co-processors can be configured to support large, multiple-width routing tables in the same device, enabling the system to maintain full-speed performance on multi-database searches with widths up to 576 bits.
	www.idt.com /?id=618 (1113 words)

	Power Plays Spice Up The Competition In Systems - Server Center - Network Computing
		A cadre of faster, more power-efficient processors -- coupled with deep price cuts -- have caused the tech industry to hope that system sales in the third and fourth quarters will bounce back from a slow second quarter.
		That was particularly true in the server space, where AMD held one-quarter of the U.S. server market at the end of the first quarter.
		In desktops, Intel also significantly lowered its older Pentium 4 processors in an effort to grab more of the value space.
	www.networkcomputing.com /showitem.jhtml?articleID=192202888 (669 words)

	Lightwave - Co-processors help meet packet processing challenges
		Designers may opt either to implement a highly integrated NPU in which packet search capabilities are embedded in the processor or to employ SRAMs to aid an NPU in searches.
		While suitable perhaps for either low-end or lucrative niche markets, the single-chip approach lacks the agility, cost-competitiveness, and processing depth and breadth to be useful for the majority of applications.
		SMDL lookups allow the packet processor to send one key over the external bus and execute multiple lookups in parallel, greatly reducing bus congestion and minimizing latency to enable the addition of value-added services at higher line rates.
	lw.pennnet.com /Articles/Article_Display.cfm?Section=Articles&SubSection=Display&PUBLICATION_ID=13&ARTICLE_ID=223519 (1453 words)

	Chips (Component): Processors (Site not responding. Last check: 2007-10-08)
		The SX version lacks the co-processor, and was considered a 'value' processor at the time it was sold.
		Strangely enough, some of the original SX processors were DX processors that had their co-processors disabled.
		But the vast majority of SX processors were produced without the extra circuitry.
	www.lycos.com /info/chips-component--processors.html?page=3 (490 words)

	CPU-World: Wanted processors and co-processors
		If you happened to have one or more processors or co-processors from my wanted list please contact me.
		Some Intel 80486 and Intel Pentium processors are marked with "ES" on the bottom - these are not samples unless there is an "ES" marking on the top of the processor.
		Older Intel processors were stamped with "CS" on the top of the chip.
	www.cpu-world.com /info/wanted-chips.html (270 words)

	IP Co-Processors Solutions for Intel \| IDT
		By offloading the search and classification functions, IDT IP Co-processor solutions enable the network processor to manage other processing functions, such as modification, encryption, and traffic management.
		As a result, the network processor and the equipment in which it operates can move traffic faster at higher network speeds.
		These devices are supported by comprehensive hardware and software development tools that seamlessly interface to the Intel network processor development environment.
	www.idt.com /?id=144 (514 words)

	Scoop: Energy-Efficient Milestone w Quad-Core Processors
		Servers based on the new low-power, quad-core processors are designed for dense Internet datacentres, blade servers and industries such as financial services where the scale and density of servers are highly sensitive to power, real estate and cooling costs.
		In addition, these new processors represent a nearly ten-fold improvement in power consumption per core in just one and a half years.*** The company attributes this collective success to the merits of its breakthrough Intel Core™ microarchitecture and aggressive design execution.
		These processors can be coupled with Intel’s existing ‘Bensley’ server platform and have been designed to be ‘drop-in’ compatible with the existing Dual-Core and Quad-Core Intel Xeon processor families.
	www.scoop.co.nz /stories/SC0703/S00024.htm (1057 words)

	Processor setup via co-processor 15
		ARM processors after (and including) the ARM 3 offer various ID and internal configuration facilities by providing internally a co-processor 15 which you can read from and and write to.
		CP15 is reserved on the ARM 3 and later processors for internal configuration, as described in this document.
		Please note that the conditionals relate to the status of the ARM processor, and not the status of any of the co-processors.
	www.heyrick.co.uk /assembler/coprocmnd.html (2814 words)

	DailyTech - AMD Interested In Reviving the Math Co-processor
		While current generation processors are good at arithmetic in general, their design leaves many things to be desired.
		Clearspeed's current flagship processor, the CSX600 is a processor dedicated to complex mathematics processing only.
		It's actually an array of 96 processor cores in one chip, and it uses a maximum of 10 watts.
	www.dailytech.com /article.aspx?newsid=1276 (2169 words)

	CPU-World: Links to chip and computer collector sites
		Very broad collection of processors starting from early ones up to year 1980, including processors from USSR and East Germany.
		Collection of Intel 4004 - Pentium II processors, early Intel memory as well as a few non-Intel old processor families (Z80, 6502, etc).
		CPU die pictures of many different processor families starting from 4004 up to Athlon.
	www.cpu-world.com /links/index.html (635 words)

	AMD sets a course for 2008 \| Tech News on ZDNet
		The company also talked about plans to build future processors with the ability to mix and match the building blocks of a chip to cater to different needs, and to allow its partners to add co-processors that can link directly to Opteron processors through AMD's Hypertransport links.
		Intel has been losing market share to AMD in several areas over the last few years, but it has maintained an advantage in introducing new manufacturing technologies ahead of everyone else in the industry.
		The company plans to introduce quad-core processors for servers and desktops in mid-2007, as it outlined at the recent Spring Processor Forum, and mobile chips based on a new power-optimized architecture.
	news.zdnet.com /2100-9584_22-6079031.html (1034 words)

	IDT Introduces IP Co-processors with Seamless QDR Interface to Intel's New Network Processors \| IDT
		Solidum's PAX.ware 1200 Evaluation System is built around Solidum's PAX.port 1200 classification processor and gluelessly interfaces to Intel's IXP1200 network processor to allow for complete network processing development and evaluation.
		The IDT evaluation board includes a 64K x 72 ternary IP co-processor, which is based on the integration of CAM technology and high-performance logic.
		Based on programmable state machine technology and an openly distributed pattern description language Solidum's scalable and forward compatible classification processors parse, identify and tag packets at wire speed.
	www.idt.com /?id=619 (898 words)

	Embedded Box Computers use Pentium M processors., Advantech Co.Ltd.
		Featuring low voltage Intel® Celeron/Pentium® M processors to 1.4 GHz, and a foot print of only 10.41” x 2.72”x 5.4” (264.5 mm x 69.2 mm x 137.25 mm) with protected housing, the rugged ARK-3380 Series can be mounted inside machinery or other equipment/housing, or standalone by wall or DIN rail mount.
		Advantech Co., Ltd. (Taidex: 2395) is the global leading ePlatform service provider integrating web-based technology, computing platforms and customization services that empower the connected eWorld.
		Advantech cooperates closely with system integrators to help them add value to their solutions to meet demanding requirements in a wide array of industries.
	news.thomasnet.com /fullstory/463873/rss (1411 words)

	CommsDesign - Motorola SPS unveils security co-processors
		The market for security processors is expected to grow robust as more home and business users adopt broadband and wireless LAN technologies, according to analysts.
		The chip is designed to be a companion to the PowerQICC-II integrated communications processor, but will also support any PowerPC device using the 64-bit 60x bus interface, including FPGAs and ASICs, Waters said.
		The '184, with a 32-bit PCI interface, was designed to give customers of the MPC8241 integrated processor a way to do secure WLAN in hardware, according to Waters.
	www.commsdesign.com /showArticle.jhtml?articleID=2915091 (565 words)

	Intel(R) 186/188 Processor - Hardware Design Support FAQ
		When writing to the reserve bits of the Intel 186/188 processor family, should the reserve bits be written to as a logic 0 or a logic 1?
		Intel does not guarantee operation of these processors with the reserved register bits at a logic one.
		Many engineers have found that their applications require more external interrupt requests than are provided on the Intel 186 family of embedded processors.
	developer.intel.com /design/support/faq/embed_proces/186.htm (928 words)

	AMD to Give High-Powered Chips an Assist
		AMD's 64-bit and dual-core processors are proving to be a formidable competitor to Intel.
		Although AMD officials aren't shy about touting what it sees as a performance and price-per-watt edge over its larger rival, the company is looking for new ways to differentiate its products.
		AMD is able to speeds things up with the HyperTransport technology it developed and integrates on its processors.
	www.serverwatch.com /news/print.php/3610821 (387 words)

	CommsDesign - Decoupling Echo Cancellation from DSPs in VoP Gateways
		Current implementations of voice-over-packet (VoP) gateways rely heavily on digital signal processors (DSPs) for basic telephony functions such as packet processing, compression, voice encoding/decoding, tone detection and echo cancellation.
		So algorithms tend to be vendor-specific and variable in their power consumption.
		Developers looking for a cost-effective way to make gains in power consumption and density are rethinking processor architecture.
	www.commsdesign.com /showArticle.jhtml?articleID=16501966 (1671 words)

	Blue Bell Design: Home Page
		While very helpful, it ranges from a challenge to nearly impossible to accomplish in many popular processors used for hobby robotics.
		All Co-Processors usually are multi-tasking by the fact of being a separate processor.
		2p40 processor chip and our premium Co-Processor were both included on this PC Board.
	www.bluebelldesign.com (437 words)

Try your search on: Qwika (all wikis)