| |
| | Method and apparatus for carry-over control in arithmetic entropy coding (US4973961) |
 | | The so-called "infinite" output register is emulated by employing a counter and a finite register. |
 | | To this end, a count is accumulated of sets, i.e., bytes, of consecutive prescribed logical signals of a first kind, i.e., logical 1's, being generated by an arithmetic coding register and possibly modified by a carry indication. |
 | | The accumulated count is then employed to supply as an output a like number of sets including logical signals of a second kind, i.e., logical 0's, or logical signals of the first kind, i.e., logical 1's, depending on whether or not a carry would propagate through the stages of the so-called "infinite" register being emulated. |
| www.delphion.com /details?pn=US04973961__ (532 words) |
|