Where results make sense

About us   |   Why use us?   |   Reviews   |   PR   |   Contact us

Topic: Field-programmable gate array

    Note: these results are not from the primary (high quality) database.

Ads by Google

Related Topics

Programmable logic device

Configurable computing

CMOS

Euler product

Hopagmed

Celestial navigation

No dig gardening

Northridge earthquake

Moses Stuart

Appius Claudius Caudex

HMS Brecon

Biological engineering

Abaris the Hyperborean

Land Rover Defender

List of state leaders in 932

In the News (Sun 20 Dec 09)

Northern Trust

Marvin Harrison

Peter Chernin

Gary Locke

Match Play

Penelope Cruz

Mickey Rourke

AR Rahman

Danny Boyle

Hugh Jackman

Field-programmable gate array - Wikipedia, the free encyclopedia A Field Programmable Gate Array or FPGA is a semiconductor device containing programmable logic components and programmable interconnects. A hierarchy of programmable interconnects allows the logic blocks of an FPGA to be interconnected as needed by the system designer, somewhat like a one-chip programmable breadboard. FPGAs originally began as competitors to CPLDs and competed in a similar space, that of glue logic for PCBs. en.wikipedia.org /wiki/FPGA   (2547 words)

Gate array - Wikipedia, the free encyclopedia A gate array circuit is a prefabricated circuit with no particular function in which transistors, standard logic gates, and other active devices are placed at regular predefined positions and manufactured on a wafer, usually called master slice. A gate array or uncommitted logic array (ULA) is an approach to the design and manufacture of application-specific integrated circuits (ASICS). The gate array approach reduces the mask costs since fewer custom masks need to be produced. en.wikipedia.org /wiki/Gate_array   (267 words)

Field Programmable Gate Array Chips: History The next step in the evolution of programmable logic is a giant achievement toward the development of a field programmable gate array chip. Field programmable is the type from which FPGA chips evolved. Field programmable PROM can come in two types: EPROM (Erasable PROM) and EEPROM (Electronic Erasable PROM). filebox.vt.edu /users/tmagin/history.htm   (825 words)

OhioLINK ETD: MAL, PROSENJIT This new class of field programmable device will extend the flexibility, rapid prototyping and reusability benefits associated with conventional FPGA technology into photonic and other multi-technology domain and give rise to the development of a wider class of programmable and embedded integrated systems. A user threshold programmable optical block has been incorporated in the new MT-FPGA architecture as a multi-technology block (MTB) and used as a vehicle to successfully demonstrate the multi-technology field programmable capability of the present architecture. Though the FPGA has revolutionized programmable/ reconfigurable digital logic technology, one limitation of current FPGAs is that the user is limited to strictly electronic designs. rave.ohiolink.edu /etdc/view?acc_num=ucin1081274672   (381 words)

Define field-programmable gate array - a definition from Whatis.com - see also: FPGA A field-programmable gate array (FPGA) is an integrated circuit (IC) that can be programmed in the field after manufacture. FPGAs are similar in principle to, but have vastly wider potential application than, programmable read-only memory (PROM) chips. FPGAs are used by engineers in the design of specialized ICs that can later be produced hard-wired in large quantities for distribution to computer manufacturers and end users. whatis.techtarget.com /definition/0,,sid9_gci530571,00.html   (183 words)

Design and Demonstration of an Optical Field Programmable Gate Array based on a CMOS Compatible Photonic VLSI Device Technology For the 2mm x 2mm test chip designed to evaluate the programmable optical receiver cell and its applicability to optical FPGA programming, this space savings leads directly to an increase in the number of logic/photoreceiver cells that can be tiled onto the limited chip area. The output of this flip-flop is muxed with the output of the optical receiver onto the output of the block. The output of the optical receiver is connected to a single flip-flop that is used to latch the optical data for use in the next cycle. www.ececs.uc.edu /~psdl/projects/CROWBAR/CROWBAR.htm   (1960 words)

Design Note In the work described here, a general-purpose pulse programmer (PP), of very low cost and high resolution, was built using a field-programmable gate array (FPGA). The pulse programmer built has 16 independent output channels, with resolution of 50 ns, which is also the minimum duration of each event. The basic hardware consists of two chips, an FPGA and the memory, in which the configuration file is stored. stacks.iop.org /0957-0233/14/N1   (355 words)

Field Programmable Gate Array Chips: Types of FPGAs The layout of a row-based chip is very similar to that of a traditional mask programmable gate array. Unlike previous chip designs using mask programmable technology, the Xilinx chips were a series of logic blocks connected by a metal grid. In the Xilinx chips connections were made between the different logic gates, whereas the sea-of-gates technology uses overlays of the entire logic block. filebox.vt.edu /users/tmagin/designs.htm   (876 words)

Field Programmable Gate Array from Atmel FPSLIC (Field Programmable System Level Integrated Circuits) devices combine 5 - 50K of AT40KAL FPGA with up to 36K of SRAM and a 25 MHz AVR MCU. Structured logic functions, including variable array multipliers, can be implemented directly in core cells without using any bussing resources, providing dramatic improvements in speed, utilization, power and system cost. Atmel's AT40K and AT40KAL Series co-processor FPGAs range from 5K to 50K usable gates and are designed for high-density, compute-intensive DSP and other fast logic designs. www.atmel.com /atmel/products/prod3.htm   (314 words)

Field Programmable Gate Array Based Radar Front-End Digital Signal Processing As Field Programmable Gate Array (FPGA) technology has steadily improved, FPGAs are now viable alternatives to other technology implementations for high-speed classes of digital signal processing (DSP) applications. Field Programmable Gate Array Based Radar Front-End Digital Signal Processing Distributed arithmetic was determined to be the most optimal structure for a FPGA FIR design, although future research may show that fast FIR algorithms or filtering in the frequency domain might give better results. csdl.computer.org /comp/proceedings/fccm/1999/0375/00/03750178abs.htm   (246 words)

NetAcquire Programmable Gate Array - Real-Time Distributed FPGA Input/Output Hardware The NetAcquire FPGA offers a field software programmable gate array interface for digital applications that require the ultimate in input/output flexibility. Each programmable gate array supports 48 TTL signals or 24 RS-485 differential signal pairs. Changing to a different hardware design is as easy as transferring a new gate configuration file to the NetAcquire over the network. www.netacquire.com /pga.htm   (156 words)

FPGA FPGA (Field Programmable Gate Array) solutions from Lattice deliver unique features, high performance, and excellent value for FPGA designs. LatticeSC (System Chip) FPGA couples the industry's fastest FPGA fabric with system level features like 2Gbps PURESPEED I/O, 32 channels of SERDES and pre-engineered embedded IP using on-chip structured ASIC blocks for best-in-class programmable connectivity solutions. LatticeXP (eXpanded Programmability) FPGA devices combine the LatticeEC FPGA fabric with low-cost 130nm Flash FPGA technology in a single chip: instant-on (< 1mS configuration), non-volatile memory (on-chip Flash, no external boot prom), high security (no external configuration bitstream), and infinitely reconfigurable (SRAM FPGA fabric). www.latticesemi.com /products/fpga/index.cfm   (275 words)

FPGA-based Applications for Software Radio - fpga applications, field programmable gate array Field-programmable gate array is important in multimission software radio applications like electronic warfare, radar, communications and RF testing. Phased array radars with a large number of elements and smart antenna for C/I improvement are becoming common for next-generation radar and commercial wireless systems. FPGA design should be treated like a hardware design exercise and not just a software design problem. rfdesign.com /mag/radio_fpgabased_applications_software/index.html   (2205 words)

FPGA Design This course presents the technology of Field-Programmable Gate Arrays (FPGA) by studying several representative architectures, their design tools, and their applications. Rose, A. El Gamal, A. Sangiovanni-Vincentelli, “Architecture of field-programmable gate arrays”, Proceedings of the IEEE, vol. · Students should be prepared to conduct fruitful research related to the architecture, tools, and applications of programmable logic. people.cecs.ucf.edu /ejnioui/FPGAdesign.htm   (326 words)

Title page for ETD etd-09172004-010535 To improve FPGA scalability, this thesis proposes an architectural enhancement to improve global communications in large FPGAs, where chip-length programmable interconnects are slow. Wire emulation benefits and impact to FPGA architecture are examined with quantitative and qualitative analysis. A prototype wire emulation system that uses FPGA self-reconfiguration as a non-traditional means of intra-FPGA communication is implemented and verified on a Xilinx Virtex-II XC2V1000 FPGA. scholar.lib.vt.edu /theses/available/etd-09172004-010535   (167 words)

Field Programmable Gate Array (FPGAs) - Application Notes The AT00 Series FPGA lets the designer implement a 16-bit four-to-one multiplexer with a 15 ns delay from the select control to the most significant output bit. In this Application Note we present an efficient single-chip FPGA implementation of a bit-parallel 3x3 symmetric convolver that features run-time software-configurable convolver coefficients (taps). The AT00 Series FPGA lets the designer implement a magnitude camparator that can compare two 24-bit binary integers in 50 ns. www.nalanda.nitc.ac.in /industry/datasheets/atmel/prod100.htm   (930 words)

FPGA ( Field Programmable Gate Array and Field-programmable Gate Array) Definition The Gladiator™ CLD™ family represents the first digital logic device that successfully combines Field Programmable Gate Array technology with hardwired Application Specific Integrated Circuit logic into a new class of configurable logic device. FPGA (Field Programmable Gate Array and Field-programmable Gate Array) Definition Hardware > Electronic Components > Integrated Circuits > Custom Integrated Circuits > Gate Arrays > www.bitpipe.com /tlist/FPGA.html   (306 words)

Field Programmable Gate Array - Compare Prices, Reviews and Buy at NexTag - Price - Review Field-Programmable Gate Arrays: Reconfigurable Logic for Rapid Prototyping and Imp... Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping Field Programmable Gate Array - Compare Prices, Reviews and Buy at NexTag - Price - Review www.nextag.com /field-programmable-gate-array/search-html   (123 words)

Lucent Technologies boosts field-programmable gate array (FPGA) performance for broadband communications applications They are the OR4E6, a 600K-gate networking FPGA designed to hold IP such as Lucent's 32-channel, 32-group inverse multiplexing for ATM (IMA) core; and the ORT8850H/L devices, a pair of FPSCs with Lucent's 850 megabit-per-second clock/data recovery core and either 600K or 200K programmable system gates for customer IP. The new FPGA technology also gives design engineers the ability to embed field-programmable logic blocks into communications systems-on-a-chip (SoC) that are deployed as application-specific integrated circuits (ASICs) or application-specific standard products (ASSPs). Lucent will deploy the technology in a variety of silicon offerings: generic FPGA devices, embedded programmable blocks in SoCs, and in the company's field-programmable system chips (FPSCs) - FPGA devices integrated with a standard-cell core of widely used communications intellectual property (IP). www.lucent.com /press/0700/000703.mea.html   (1272 words)

FPGA - Field Programmable Gate Array Nexar includes integrated toolsets for the implementation of a range of processor cores within the FPGA including an 8051 with compact OSEK/VDX RTOS, a Z80 and a PIC165; a CAN controller core is also shipped. CoDeveloper uses an ANSI C development environment, and produces VHDL ready for synthesis for Altera or Xilinx FPGA devices using standard tools. Direct Insight supplies and supports the Altium Nexar system for schematic-based FPGA design capture. www.directinsight.co.uk /function/fpga.html   (302 words)

Configuration and debug of field programmable gate arrays using MATLAB®/SIMULINK® This VHDL model is itself synthesised and downloaded to the target Field Programmable Gate Array, for normal operation and also for design debug purposes. Configuration and debug of field programmable gate arrays using MATLAB The rationale is for a seamless interface between the initial algorithm development and the target hardware, enabling the hardware to be debugged and compared to the simulated model from a single interface for use with by a non-expert in the programmable logic and hardware description language use. stacks.iop.org /1742-6596/15/244   (323 words)

Lucent Technologies offers new ATM and PCI software cores for field-programmable gate array (FPGA) chips In May, Lucent announced its field-programmable system chip, a device that combines mask-programmed standard-cell logic and field-programmable gate array logic on a single slice of silicon. They also offer faster FPGA design cycles for improved time to market, design flexibility using built-in interface and function options, and source code for easy design integration and modification. The cores provide a wider choice of features, such as different interfaces and control logic, than are available in standard, off-the-shelf chips. www.lucent.com /press/0898/980818.mea.html   (742 words)

product.asp?productid=1157839&progid=3602 This report presents a comprehensive analysis of the embedded Field-Programmable Gate Array (eFPGA) market. Embedded Field-Programmable Gate Arrays (eFPGAs) - The Platform For Future Development That is to say,designs that include pre-defined blocks of FPGA,along with other functions,such as memory and logic,in a cell-based design will see their worldwide revenues increase from $10.9 million in 2003 to over $807.4 million by 2008,primarily via the emergence of the single-chip development platform. www.marketresearch.com /land/product.asp?productid=1157839&progid=3602   (308 words)

IFPUG Bulletin Board: Field Programmable Gate Array that is used in Field Programmable Gate Array Software of FPGA is constructed by Verilog or I am trying to count Function Point of software www.ifpug.org /discus/messages/1751/4642.html?1064389639   (371 words)

Find in a Library: Fast Fourier Transform implementation using Field Programmable Gate Array technology for Orthogonal Frequency Division Multiplexing systems Fast Fourier Transform implementation using Field Programmable Gate Array technology for Orthogonal Frequency Division Multiplexing systems Find in a Library: Fast Fourier Transform implementation using Field Programmable Gate Array technology for Orthogonal Frequency Division Multiplexing systems To find this item in a library, enter a postal code, state, province, or country in the field above. worldcatlibraries.org /wcpa/ow/b5c6032a7b60f77ca19afeb4da09e526.html   (95 words)

Gate Array - compare prices, reviews and buy at NexTag - Price - Review Field-Programmable Gate Arrays: Reconfigurable Logic for Rapid Prototyping and Imp... Digital Signal Processing With Field Programmable Gate Arrays Fgpa 2000: Acm/Sigda Eighth Int'L Symposuim on Field Programmable Gate Arrays www.nextag.com /serv/main/buyer/OutPDir.jsp?search=gate+array   (101 words)

Publications Y.-W. Chang, Routing Architectures and Algorithms for Field-Programmable Gate Arrays, Ph.D. Dissertation, University of Texas at Austin, August 1996. Y.-W. Chang, D. Wong, and C. Wong, ``Universal switch-module design for symmetrical-array-based FPGAs,'' Proceedings of ACM International Symposium on Field Programmable Gate Arrays (FPGA), pp. G.-M. Wu, M. Shyu, and Y.-W. Chang, ``Universal switch blocks for three-dimensional FPGA design,'' presented at 1999 ACM International Symposium on Field Programmable Gate Arrays (FPGA-99) (poster), Monterey, CA, February 1999. cc.ee.ntu.edu.tw /~ywchang/publications.html   (3517 words)

The Design of an SRAM-Based Field-Programmable Gate Array---Part I: Architecture - Chow, Seo, Rose, Chung, Paez, Rahardja (ResearchIndex) Abstract: Field-programmable gate arrays (FPGA's) are now widely used for the implementation of digital systems, and many commercial architectures are available. 5 Architecture and synthesis of field-programmable gate arrays.. and [13] One variation of an SRAM based FPGA that some researchers have looked into is a DPGA (Dynamically Programmable Gate Array) 14]... citeseer.ist.psu.edu /461350.html   (753 words)

Field-programmable gate array - Wikipedia, the free encyclopedia A field-programmable gate array or FPGA is a semiconductor device containing programmable logic components and programmable interconnects. Then after the synthesis engine has mapped the design to a netlist the netlist is translated to a gate level description where simulation is repeated to confirm the synthesis proceeded without errors. The typical basic architecture consists of an array of logic blocks and routing channels. en.wikipedia.org /wiki/FPGA   (1417 words)

Try your search on: Qwika (all wikis)

About us   |   Why use us?   |   Reviews   |   Press   |   Contact us   Copyright © 2005-2007 www.factbites.com Usage implies agreement with terms.