
	Where results make sense

Topic: Hardware description language

Related Topics

Programming language

Verilog

Register transfer level

Programmable logic device

VHDL

EDIF

Requirements analysis

No Silver Bullet

Electronic circuit

Boolean logic

Red Hat Network

Altera

EPROM

EEPROM

Boolean function

	Hardware description language - Wikipedia, the free encyclopedia
		In electronics, a hardware description language or HDL is any language from a class of computer languages for formal description of electronic circuits.
		Languages whose only characteristic is to express circuit connectivity between a hierarchy of blocks are properly classified as netlist languages.
		An HDL program may be tested in hardware, such as by uploading it into a programmable logic device or even by producing a chip based on its specification.
	en.wikipedia.org /wiki/Hardware_description_language (827 words)

	VHSIC hardware description language - Wikipedia, the free encyclopedia
		VHDL or VHSIC Hardware Description Language, is commonly used as a design-entry language for field-programmable gate arrays and application-specific integrated circuits in electronic design automation of digital circuits.
		VHDL is a strongly typed language, and as a result is considered by some to be superior to Verilog.
		However, both languages make it easy for the unwary and inexperienced to produce code that simulates successfully, but that cannot be synthesized into a real device, or else is too large to be practicable.
	en.wikipedia.org /wiki/VHDL (950 words)

	[No title] (Site not responding. Last check: 2007-11-05)
		Description of the Relevant Art Because of the complexity of the circuitry in modem integrated circuits (ICs), the design of the circuitry is thoroughly tested before the actual circuit is manufactured.
		It should be understood, however, that the drawing and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents and alternatives falling within the spirit and scope of the present invention as defined by the appended claims.
		The hardware simulation system is a software application which includes functional descriptions of the hardware to be simulated, including the newly designed circuitry.
	www.wipo.int /cgi-pct/guest/getbykey5?KEY=00/52484.000908&ELEMENT_SET=DECL (6747 words)

	Java Based Hardware Description Language: JHDL
		JHDL is a language developed with the intent of elegantly embodying the run-time reconfiguration paradigm in a commonly used (familiar) programming environment.
		Thus, software simulation and hardware execution are performed with the same piece of code, enabling a true codesign methodology.
		Rather than invent a new language feature to schedule the configuration of circuits, we chose to adopt the object-instance construction/destruction mechanism used in object-oriented languages.
	www.ccm.ece.vt.edu /janus/jhdllang.htm (790 words)

	MyHDL: a Python-Based Hardware Description Language
		Digital hardware design typically is done using a specialized language, called a hardware description language (HDL).
		An HDL description consists of a large amount of tiny threads that communicate closely with one another.
		HDL descriptions are executed on a dedicated runtime environment called a simulator.
	www.linuxjournal.com /node/7542/print (2044 words)

	Hardware description language - TunesWiki
		In electronics, a HDL (an acronym for hardware description language) is any language from a class of computer languages for formal description of electronic circuits.
		A HDL is a standard text-based expression of the temporal behaviour and/or (spatial) circuit structure of an electronic system.
		Often, the HDL code that has been simulated in the first step is re-used and compiled in the second step.
	tunes.org /wiki/Hardware_description_language (636 words)

	Simulation Speed in Hardware Description Language
		In a top-down methodol ogy, the representation is typically a hardware description l anguage (HDL).
		Compil ers for simulation languages are nothing new, of course, but the recognition tha t hardware description languages could be compiled just like general purpose sim ulation languages such as GPSS and Simula is relatively recent.
		If a designer can use either of two languages at the same level of abstraction, then the one which can simulate the fastest is the one which will let him get his job done soonest.
	www.angelfire.com /in/rajesh52/simspeed.html (1928 words)

	VHSIC Hardware Description Language
		VHDL or VHSIC Hardware description language is commonly used as a design-entry language for FPGAs and ASICs.
		VHDL was originally developed at the behest of the US Department of Defense in order to document the behaviour of the ASICs that supplier companies were including in equipment.
		VHDL is in fact a fairly general-purpose programming language, provided that you have a simulator on which to run the code.
	www.ebroadcast.com.au /lookup/encyclopedia/vh/VHDL-93.html (582 words)

	FIPS 172-1 - (VHDL), VHSIC Hardware Description Language
		FIPS 172-1 - (VHDL), VHSIC Hardware Description Language
		VHSIC Hardware Description Language (VHDL) (FIPS PUB 172-1).
		A conforming implementation is one which adheres to and implements all of the language specifications contained in ANSI/IEEE 1076-1993 except where the language standard permits deviations and which specifies conspicuously in a separate section in the conforming implementation description all such permitted variations.
	www.itl.nist.gov /fipspubs/fip172-1.htm (1689 words)

	Towards a Hardware Description Language for Molecular Machinery
		Hardware description languages, such as VHDL and Verilog, are standard tools in the design of electronic circuitry, and are virtually indispensable for the development of complex VLSI devices.
		There are major efforts at high-level system description languages for other design tasks, such as UML for business software systems.
		Caslor is experimental in that it remains to be seen which levels of abstraction are appropriate for such a language.
	www.foresight.org /Conferences/MNT7/Abstracts/Hall (489 words)

	Hardware Description Languages: Concepts and Principles (Site not responding. Last check: 2007-11-05)
		HARDWARE DESCRIPTION LANGUAGES is the first book to unlock the often hidden science of HDLs along with their origins and basic concepts.
		HARDWARE DESCRIPTION LANGUAGES is written for practicing electronic CAD engineers, researchers in simulation and verification of electronic CAD, graduate and doctoral students in computer design, and undergraduates specializing in electronic hardware design.
		This volume explains Hardware Description Languages (HDLs), providing an analysis of the basic principles underlying HDLs and an overview of the origin and evolution of the most important HDLs of the last thirty years, including VHDL, CDL, and VHSIC.
	www.booksmatter.com /b0780347447.htm (377 words)

	Search Results: IEEE Standards Status Report
		Hardware Description Language, as well as incorporating enhancements that have been developed by the industry since the 1364-1995 and 1364-2001 were published by the IEEE.
		HDL) which is suitable for RTL synthesis and shall define the semantics of that subset for the synthesis domain.
		The language is designed to co-exist and enhance those hardware description languages presently used by designers while providing the capabilities lacking in those languages.
	standards.ieee.org /cgi-bin/status?verilog (2530 words)

	Analog and Mixed-Signal Hardware Description Language
		Hardware description languages (HDL) such as VHDL and Verilog have found their way into almost every aspect of the design of digital hardware systems.
		Analog HDLs (AHDL) are considered here a subset of mixed-signal HDLs as they intend to provide the same level of features as HDLs do but with a scope limited to analog systems, possibly with limited support of discrete semantics.
		Analog and Mixed-Signal Hardware Description Languages is the first book to show how to use these new hardware description languages in the design of electronic components and systems.
	www.ateworld.com /books/view_details.cfm?id=167&review=1 (275 words)

	Electronic News: Users: merged VHDL, Verilog not critical - VHSIC hardware description language
		Both languages require models, and models written in one language are not synthesizable on the other language's synthesis engines.
		Costello's suggestion that the two description languages be merged, many users see the benefits, but most would rather see the more pressing issues resolved first.
		Burket said that even though "We're hoping VHDL will become the universal language, the problem resides in having models that are interoperable from tool to tool." Even within VHDL that is only rarely the case, he said.
	www.findarticles.com /p/articles/mi_m0EKF/is_n1915_v38/ai_12345855 (1327 words)

	Presentations on Formal Support for ELLA (Site not responding. Last check: 2007-11-05)
		We describe the development of formal verification support tools for the commercial hardware description language ELLA, which are embedded into an industrial-style hardware design system, to be utilised by hardware engineers.
		We motivate the need for an abstract representation for the semantics of hardware description languages such as ELLA, in order to be able to reason about them at a higher level.
		An ELLA description is given for the MAXIM, together with simulation and verification results obtained using the ELLA Verification Environment.
	www.cs.man.ac.uk /fmethods/projects/ELLA-PROJECT/ella-project-slides.html (1030 words)

	TDL: A Hardware Description Language for Retargetable Postpass Optimizations and Analyses (ResearchIndex) (Site not responding. Last check: 2007-11-05)
		Abstract: The hardware description language Tdl has been designed with the goal to generate machine-dependent postpass optimizers and analyzers from a concise specification of the target processor.
		0.3: TDL - A Hardware and Assembly Description Language - Kästner (1999)
		3 TDL: A Hardware and Assembly Description Language (context) - Kastner - 1999
	citeseer.ist.psu.edu /632099.html (645 words)

	Alternate Verilog FAQ: Part1
		Verilog HDL is a hardware description language used to design and document electronic systems.
		Verilog HDL was designed by Phil Moorby, who was later to become the Chief Designer for Verilog-XL and the first Corporate Fellow at Cadence Design Systems.
		Cadence Design Systems decided to open the language to the public in 1990, and thus OVI (Open Verilog International) was born.
	www.angelfire.com /in/verilogfaq/page2.html (2325 words)

	Alternate Verilog FAQ: Part2
		Examples from "The Verilog Hardware Description Language" by D.E. Thomas and P.R. Moorby
		This method of simulation allows for rapid change of the source HDL of the design and restart of the simulation since there is little or no compilation involved after every design change.
		HDL Description: This is description of design in Verilog.
	www.bawankule.com /verilogfaq/page3.html (1911 words)

	The Hardware Description Language Zeus - Lieberherr (ResearchIndex) (Site not responding. Last check: 2007-11-05)
		The Hardware Description Language Zeus - Lieberherr (ResearchIndex)
		Allen Dewey, the editor writes: "I would like to include several short papers describing various hardware description languages that have made seminal contributions to the present state-of-theart.
		1 Hades: A Notation for the Description of Hardware (context) - Wirth - 1982
	citeseer.ist.psu.edu /16779.html (347 words)

	RHDL: An Agile HDL (Site not responding. Last check: 2007-11-05)
		RHDL (Ruby Hardware Description Language) is an HDL based on the Ruby programming language.
		My idea in developing RHDL was to build an HDL on an object oriented programming language to allow HDL features (concurrent processes, signals, parallelism etc.) in addition to features which come with a modern, object oriented, agile programming language like Ruby (www.ruby-lang.org).
		Scripting languages like Ruby (I prefer to call them agile programming languages since they are full-featured, dynamic programming languages) allow developers to develop at a higher level than is possible with statically typed languages like C, C++ or Java.
	www.aracnet.com /~ptkwt/ruby_stuff/RHDL (372 words)

	The Transmogrifier C hardware description language and compiler for FPGAs
		The Transmogrifier C hardware description language and compiler for FPGAs
		Abstract: The Transmogrifier C hardware description language is almost identical to the C programming language, making it attractive to the large community of C-language programmers.
		This paper describes the semantics of the language and presents a Transmogrifier C compiler that targets the Xilinx 4000 FPGA.
	csdl.computer.org /comp/proceedings/fccm/1995/7086/00/70860136abs.htm (171 words)

	MAST - Analog, Mixed-Technology and Mixed-Signal HDL for Saber
		The Analog, Mixed-Technology and Mixed-Signal HDL for Saber
		The MAST Hardware Description Language (HDL) from Synopsys is the defacto industry standard.
		First released in 1986, MAST is the most advanced modeling language available for analog, mixed-signal and mixed-technology applications.
	www.synopsys.com /products/mixedsignal/saber/mast_ds.html (846 words)

	EDN: Getting a handle on HDLs.(hardware description language)(part one of two)(includes related articles on synthesis ... (Site not responding. Last check: 2007-11-05)
		The growing complexity of semiconductors makes it necessary to learn a hardware description language (HDL) to design programmable-logic chips.
		The hardware description language offers design engineers both advantages and disadvantages.
		As a result, you'll sooner or later need to add HDL expertise to your skills If you want to keep hitting those project deadlines.
	www.highbeam.com /library/doc0.asp?DOCID=1G1:20611606&refid=holomed_1 (230 words)

	An Animatable Operational Semantics of the Verilog Hardware Description Language (Site not responding. Last check: 2007-11-05)
		An operational semantics of a significant subset of the Verilog Hardware Description Language (HDL) is presented.
		This allows the associated documentation to be maintained in step with the semantics, and the printed version to be presented in a standard mathematical operational semantics style.
		Using this approach allows the exploration of sometimes-subtle behaviours of parallel programs and the possibility of rapid changes or additions to the semantics of the language covered that could be missed otherwise.
	csdl.computer.org /comp/proceedings/icfem/2000/0822/00/08220199abs.htm (207 words)

	CSE517: Hardware Description Language
		The course will begin with the motivation for using hardware description languages.
		It will give a brief overview of hardware design and introduce the various the levels of design abstraction from behavioral to gate level.
		The course will then cover various constructs that are provided by VHDL for modeling and simulation of digital systems at different levels of design abstraction.
	www.eas.asu.edu /~cse517a (483 words)

	[No title]
		Description: Problems involved in designing and analyzing current machine architectures using hardware description language (HDL) simulation, and analysis; hierarchical memory design, pipeline processing, vector machines, numerical applications, multiprocessor architectures and parallel algorithm design techniques; evaluation methods to determine the relationship between computer design and design goals.
		Students should be able to use a modern hardware description language to model and analyze computer system design tradeoffs.
		Students should understand modern memory system design techniques including single and multi-level cache and virtual memory Students should understand processor pipeline issues, including pipeline hazards and associated mitigation techniques.
	www.icaen.uiowa.edu /~ece/abet/55-132cow.doc (425 words)

Try your search on: Qwika (all wikis)