| |
| | Low-Power Design: An Overview > References (Site not responding. Last check: 2007-10-24) |
 | | Higuchi, G. Kitsukawa, T. Ikeda, Y. Nishio, N. Sasaki, and K. Ogiue, "Performance and Structures of Scale-Down Bipolar Devices Merged with CMOSFETs," IEEE IEDM, Tech. |
 | | Ikeda, T. Nagano, N. Momma, K. Miyata, H. Higuchi, M. Odaka, and K. Ogiue, "Advanced BiCMOS Technology for High Speed VLSI," IEEE IEDM, Tech. |
 | | Shukuri, A. Watanabe, R. awa, T. Nagano, and E. Takeda, "The Guiding Principle for BiCMOS Scaling in ULSIs," Symp. |
| www.informit.com /articles/article.asp?p=27212&seqNum=6 (821 words) |
|