Where results make sense

About us   |   Why use us?   |   Reviews   |   PR   |   Contact us

CSI-426 IBM 1401 Computer Simulator Project: User Manual   (Site not responding. Last check: 2007-09-16) In instruction fetch/execute cycles, the wordmark associated with the opcode of the next instruction signals the end of the fetch part of the cycle and the start of the execution part of the cycle. The instruction means to move the word starting at the B address, with length of the word moved being defined by the first wordmark to appear in either place. Set the MODE switch to ALTER, then set the Manual-Address dials to the desired starting address (which, to load a card, should be "0001") on the Control Panel to 0001, as read left to right. farm.co.us /~david/code/ibm1401/manual   (7265 words)

Shade To further improve performance, code which simulates and traces the application is dynamically generated and cached for reuse. This paper describes the capabilities, design, implementation, and performance of Shade, and discusses instruction set emulation in general. Steve Chamberlainhas written some simulators that are included with GDB, the GNU debugger. www.cs.washington.edu /research/compiler/papers.d/shade.html   (715 words)

[No title] The speed of execution of the simulator is not effected whether operating under the trace mode or not however as the trace option changes execution modes, the speed changes accordingly. The simulator looks at the section of memory to be disassembled and dumped to the disk and inserts labels whenever it finds a match between an address reference and a label value. The simulator is optimized to execute a memory space filled with NOP instructions very quickly so the user need not worry about opening up a little more space than is required by the code to be inserted. www.textfiles.com /programming/dr6502.txt   (9720 words)

Improv Systems: Jazz PSA Instruction Set Simulator   (Site not responding. Last check: 2007-09-16) The Jazz PSA Instruction Set Simulation (ISS) is a software program that executes high-performance embedded applications as if it were running on the Jazz DSP processor(s). It then translates the object code into an ISS instruction map that corresponds directly to the instruction memory of the targetted Jazz DSP processor. This includes decoding the next instruction from memory, moving data from result registers into memory and/or inputs, loading the inputs for the computation units (CUs), executing the active operations in each CU, and updating the result registers. www.improvsys.com /architecture/JazzPSAISS.cfm   (262 words)

12th USENIX Security Symposium — Technical Paper If the computer was not genuine, as in the case of a simulator, the environment would then be subject to potential manipulation by the simulator's controller, whereas a genuine system would be governed only by the definition of the machine's instructions. A full simulation of the instruction execution and any architectural side-effects would be too slow to pass the test that we have created. However, our results in Section 5 indicate that even if the virtual simulator could quickly converge on dynamically-generated native code that efficiently simulated the multiple implicitly-parallel architectural features, it could not execute it quickly enough to succeed unless there was a very wide disparity between the speeds of the simulator's host CPU and target CPU. www.usenix.org /publications/library/proceedings/sec03/tech/kennell/kennell_html/index.html   (10590 words)

EPI, Intel, JTAG, XDB, software, Simulator, Debugger, XScale, EDB, PXA210, PXA250, PXA255,   (Site not responding. Last check: 2007-09-16) While most simulators replicate only the processor core, the XDB simulator enables full development and debug capabilities pre-silicon and pre-hardware so that code can be written with references to peripherals ahead of hardware production. Device simulation allows writing and testing of code that directly accesses the devices, as well as development of device drivers before real hardware is produced. The timer is based on the clock cycles of the XDB simulator, which can be used in the application in the same way it would be used with a real microprocessor. www.testech-elect.com /epi/intel_xdb_simulator.htm   (675 words)

EE290a - Homework #1   (Site not responding. Last check: 2007-09-16) It is also possible to generate an instruction set simulator for the target architecture. To estimate implementation characteristics of a viterbi decoder, we generated a compiler and instruction set simulator for a microprocessor core with a first shot at ISA extensions. Using the processor generator, compiler, and instruction set simulator, we arrived at estimates for a viterbi decoder implementation on the processor described above. www-cad.eecs.berkeley.edu /~sjweber/290AHW3A.html   (491 words)

Introduction to Instruction Set Simulators The simulator provides statistics on instructions executed, instructions executed per second, execution cycles required by the 8051, and average instructions per second for an 8051 executing the same program. If defined, a trace of all instructions executed by the simulator will be outputted to the output file specified by the user. The simulator enables the user to specify various cache configurations and outputs the performacne of the cache. www.cs.ucr.edu /~vahid/courses/122b_w02/labs/lab7   (723 words)

Class 2   (Site not responding. Last check: 2007-09-16) These assembly language commands were not portable from one chip family to another, so that after a while of developing complex instructions developers of these languages were caught in their own complexity, where it would be too costly to develop an entirely new instruction hierarchy even after learning that RISC architecture could be faster. An example of this is if you have an add instruction that writes into a register lets say register seven and then immediately have a subtract instruction that needs to read the result of that instruction from register seven. The MIPS Instruction set: This section is closely related to chapter three the book "Computer Organization and Design: The Hardware / Software Interface" by David A. Patterson and John L. Hennessy. www.wisdomtales.com /comparch/id18.htm   (803 words)

The TOY Simulator A different approach would be to write a program on an existing machine that would simulate the behavior of the new machine. Any program written for the TOY machine could ultimately be used on the TOY simulator, and any program written for the TOY simulator could be used on the TOY machine, were it to be built. A simulator mimics the behavior of the original machine exactly line-by-line, whereas a translator needs to generate code that produces the same output given the same input. www.cs.princeton.edu /introcs/55simulator   (713 words)

IP.com's Prior Art Database One of the main drawbacks of an instruction set simulator is the lack of any direct I/O, in particular Development systems based on instruction set physical I/O. A simulator uses a software-simulated simulators are becoming increasing popular in the memory map and as such has no direct contact with embedded microcontroller world. It is unlikely that the simulator tion set simulators cannot currently provide direct will have direct access, or an interface, to a physical I/O from the host machine. Development systems based on instruction set physical I/O. A simulator uses a software-simulated simulators are becoming increasing popular in the memory map and as such has no direct contact with embedded microcontroller world. www.priorartdatabase.com /IPCOM/000008919/privacy.jsp   (529 words)

OSU8 Microprocessor Code could be run in the software simulator, and in the simulation of the actual hardware, and by comparing the results mistakes in the hardware could be identified. The simulator was started when the assembler was able to handle about half of the opcodes. Likewise, if the simulator does the incorrect action of an opcode, it would still be likely to display the correct text, making the bug as obvious as possible. www.pjrc.com /tech/osu8/simulator.html   (342 words)

Debugging a "Hello, World!" Program   (Site not responding. Last check: 2007-09-16) Typical of GNU tools, the debugging procedure is almost exactly the same whether you are using the instruction set simulator or real hardware. I will provide two sets of instructions in places when there is a difference. In situations where multiple processor instructions are associated with a single C statement, the program counter value shown at the far left of the output changes even though the source line displayed stays the same. billgatliff.com /~bgat/articles/gnu/arm7t/x341.html   (992 words)

Computer Organization Sap visual simulator has been fixed to run on grace as of Wednesday evening 1/28 so you should be able to download it and try it again with more success. I added a single new import line right after the existing import statement at the beginning of the module to fix a version incompatability between an earlier release of Hugs that I'm using and the new one on grace. This outline of instruction is subject to adjustments. grace.evergreen.edu /dtoi03/arch04w   (320 words)

SPIM MIPS Simulator   (Site not responding. Last check: 2007-09-16) Type of "mul" instruction was wrong, which lead to it being printed without destination register. Upgraded simulator to MIPS32, Version 1 architecture (except details of FPU and memory). The trap handler (exceptions.s) fails when the trapping instruction is in the delay slot of a branch or jump. www.cs.wisc.edu /~larus/spim.html   (2289 words)

1998 programming competition - The simulator   (Site not responding. Last check: 2007-09-16) Detailed installation instructions come with it, but if you have reasonably new PC, the chances are it will Just Work. The simulator reproduces the instruction set behaviour of the real machine precisely, so any program which runs on the simulator should run on the real machine. For details of alternative simulators (whether you are interested in writing one or just want to use one), look here. www.computer50.org /mark1/prog98/simulator.html   (124 words)

RealView Instruction Set Simulator Real time simulation allows an accurate run-time calculation to be made using either the standard C clock() function, or the debugger ISS is just another target in RVD, so is provides the same GUI environment, with full source-level debugging, etc. Simulation of cache and MMU hardware where the core supports it. www.bluewatersys.com /development/doc/realview/rvds/rviss.php   (410 words)

PDP-8/E Simulator The simulated machine is a PDP-8/E with 4K words of memory and optionally a KM8-E Memory Extension (with up to 32K words of memory) and a KE8-E Extended Arithmetic Element. The PDP-8/E Simulator has full Balloon Help or Help Tags support, and there is a help window which gives detailed information about the PDP-8 instruction set implemented by the simulator and hints for operating the simulator. The PDP-8/E Simulator is published under the conditions of the GNU General Public License. www.bernhard-baehr.de /pdp8e/pdp8e.html   (703 words)

Sulima ISA Simulator   (Site not responding. Last check: 2007-09-16) Sulima is an instruction set architecture simulator, originally designed as a research and teaching tool for internal use by the Distributed Systems Group at the University of New South Wales. This is the official page of the Stanford SimOS simulator which simulates the MIPS, MIPS64 and Alpha architectures at the ISA level. Virtutech Simics is a commercial system-level, instruction set simulator which can simulate a hetrogenous distributed and SMP systems of x86, SPARCv9 and Alpha nodes. www.cse.unsw.edu.au /~disy/Sulima   (223 words)

8085 Instruction Set Simulator Download - DownSeek.com   (Site not responding. Last check: 2007-09-16) This is a Windows-based 8085 Instruction Set Simulator with source code. This free 8085 Instruction Set Simulator download is the property of PING Systems. We only distribute legal software releases so you'll not find a 8085 Instruction Set Simulator crack, serial, keygen or any warez for download here. www.downseek.com /download/11118.asp   (70 words)

ARC - Embedded Software Development Tools and Compilers Instruction Set Simulator and Cycle Accurate Simulator—The ARCserv debug server is a utility that connects to the MetaWare Instruction Set Simulator (ISS) and Cycle Accurate Simulator (CAS). In addition, developers can extend the simulators with their own extension instructions, core registers, auxiliary registers, and condition codes to create a completely customized model of their own processor. Both simulators can be configured to simulate instruction and data caches, which can be viewed graphically in MULTI. www.ghs.com /products/arc_development.html   (345 words)

cs497rej: SmallMIPS : A MIPS Simulator   (Site not responding. Last check: 2007-09-16) Our idea is to create a simulator for the MIPS architecture. We call our instruction set Small-MIPS, which is a subset of MIPS R2000 instruction set, perhaps plus some interesting instructions that we might add. Dmitri would be mostly responsible for the GUI, Patrick and Andrew would be mostly responsible for the core of the simulator. wiki.cs.uiuc.edu /cs497rej/SmallMIPS+:+A+MIPS+Simulator   (280 words)

Simit-ARM: A series of free instruction-set simulators and micro-architecture simulators The instruction set simulator was formerly released as Armsim. The ARM FPE instructions are emulated by the NetWinder FPE library, which reflects the real execution trace on a Linux based ARM platform. The structure of the instruction set simulator resembles that of the powerpc emulator written by Gilles Mouchard. www.gigascale.org /mescal/forum/190.html   (559 words)

Univers products - HW/SW RTL Simulator, Debugger, Co-verification It is a blazingly fast RTL simulator with a cycle-based kernel using 2-state logic models, resulting in a 100x speed increase over traditional simulators. Univers Modeler is an extension to the stand-alone RTL Simulator (Univers RTSIM), which encapsulates the blazingly fast compiled RTL block in a wrapper to be used within an existing simulator. The design cycle to change the ISS from the SL2 description, rerun the simulation and analyze the profiling output is extremely short. www.adveda.com /products.html   (730 words)

Lexra - Embedded Software Development Tools and Compilers(2) Instruction Set Simulator - The Instruction Set Simulator for Lexra interpretively executes Lexra programs on the host PC or UNIX workstation without the need for target hardware by simulating the execution of the target processor at the instruction level. The Instruction Set Simulator provides full debug features, host I/O, command window, extended profiling and hardware breakpoints. It also simulates target CPU cache for those processors which support it. www.ghs.com /products/lexra_development2.html   (267 words)

Green Hills Software's PowerPC Cross Compiler Selected For Jaguar S-Type Sedans "We are extremely pleased to have been selected by Ford to provide the C compiler and simulator for their new line of Jaguars," said John Carbone, vice president of marketing at Green Hills Software. The compiler also supports Embedded C++ (EC++), a dialect of C++ optimized for resource-constrained embedded applications that achieves the efficiency of C while preserving many of the best object-oriented features of C++. Green Hills' instruction set simulator simplifies the development process by enabling programmers to develop and test their MPC509 code on a PC or workstation without the need for the target hardware. www.ghs.com /news/archive/201218f.html   (363 words)

Software Timing Analysis Using HW/SW Cosimulation and Instruction Set Simulator - Lajolo, Software, using, ...   (Site not responding. Last check: 2007-09-16) In this paper, we present an approach to integrate a clock-cycle-accurate instruction set simulator (ISS) with a fast event-based system simulator. By using the ISS, the delay of events can be... ...case analysis and is suitable for finding comer cases that are hard to cover with simulation or execution. citeseer.ist.psu.edu /liu98software.html   (483 words)

mic1 mic1 is a Java-based simulator which implements the Mic-1 microarchitecture described in Chapter 4 of Andrew S. Tanenbaum, Structured Computer Organization, Fourth Edition (Prentice-Hall, 1998). Modify the IJVM assembler to correctly identify and generate code for your new instruction. MIC-1 SIMULATOR, by Cantarella Alfredo, Di Guardia Pietro, Pennisi Sandro, Pulvirenti Alfio, students of Franco Barbanera, Dipartimento di Matematica e Informatica, University of Catania. www.ontko.com /mic1   (876 words)

Shade: A Fast Instruction-Set Simulator for Execution Profiling - Cmelik, Keppel (ResearchIndex)   (Site not responding. Last check: 2007-09-16) The user may control the extent of tracing in a variety of ways; arbitrarily detailed application state information may be collected... Instruction Set Compiled Simulation: A Technique for Fast - Instruction (2003) 24 The Accuracy of Trace-Driven Simulations of Multiprocessors (context) - Goldschmidt, Hennessy - 1992 ACM DBLP citeseer.ist.psu.edu /78783.html   (862 words)

Try your search on: Qwika (all wikis)

About us   |   Why use us?   |   Reviews   |   Press   |   Contact us   Copyright © 2005-2007 www.factbites.com Usage implies agreement with terms.