
	Where results make sense

Topic: MIPS architecture

Related Topics

L1 cache

Instruction set architectures

CISC

Reduced Instruction Set Computer

CPU architecture

RISC

Transputer

ARM architecture

Spim

ARM family

Register window

Quantum Effect Devices

Central processing unit

64 bit

PowerPC

In the News (Sun 22 Nov 09)

Northern Trust

Marvin Harrison

Peter Chernin

Gary Locke

Match Play

Penelope Cruz

Mickey Rourke

AR Rahman

Danny Boyle

Hugh Jackman

	About Us - MIPS Technologies -MIPS Everywhere - MIPS Technologies
		At the heart of MIPS technology is the MIPS architecture, developed 20 years ago by Stanford University engineering professor John Hennessy, now president of Stanford.
		Today, the MIPS architecture is an industry standard and the performance leader within the embedded industry.
		MIPS Technologies is a leading provider of industry-standard processor architectures and cores for digital consumer, networking, personal entertainment, communications and business applications.
	www.mips.com /company (686 words)

	NationMaster - Encyclopedia: MIP
		A maximum intensity projection (MIP) is a computer visualization method for 3D data that projects in the visualization plane the voxels with maximum intensity that fall in the way of parallel rays traced from the viewpoint to the plane of projection.
		By the late 1990s MIPS was a powerhouse in the embedded processor field, and in 1997 the 48-millionth MIPS-based CPU shipped, making it the first RISC CPU to outship the famous Motorola 68000 family.
		A more feature-rich MIPS emulator is available from the GXemul project (formerly known as the mips64emul project), which emulates not only the various MIPS III and higher microprocessors (from the R4000 through the R10000), but also emulates entire computer systems which use the microprocessors.
	www.nationmaster.com /encyclopedia/MIP (560 words)

	PDA Encyclopedia - MIPS
		The MIPS CPU family was one of the most successful and flexible CPU designs throughout the 1990s, and has found broad application in embedded systems, Windows CE devices, SGI workstations, and Cisco Internet routers.
		By the late 1990s MIPS was a powerhouse in the embedded processor field, and in 1997 the 48th million MIPS-based CPU shipped, making it the first RISC CPU to outship the famous Motorola 68000 family.
		Success followed success, and today the MIPS cores are one of the most-used "heavyweight" cores in the marketplace for computer-like devices (hand-held computers, set-top boxes, etc.), with other designers fighting it out for other niches.
	www.pdasupport.com /PDAencyclopediaMIPS.htm (2027 words)

	Instruction Set Architecture - LinuxMIPS
		When MIPS was spun out of SGI again in 1998 and refocused on the embedded market this superset property was found to be a problem and the architecture definition was changed to define a 32-bit MIPS32 and a 64-bit MIPS64 architecture.
		MIPS III was introduced 1992 in the R4000.
		MIPS V was specified in 1994 by SGI but never actually implemented by any processor.
	www.linux-mips.org /wiki/Instruction_Set_Architecture (583 words)

	MIPS architecture - Definition, explanation
		Since the MIPS architecture is licensable, it has attracted several processor start-up companies over the years.
		MIPS cores have been very successful, they form the basis of many newer Cisco routers, cable modems and ADSL modems, smartcards, laser printer engines, set-top boxes, handheld computers, and the Sony PlayStation 2.
		Since MIPS is a load-store architecture, as the common case, it has two and only two operations to transfer data from and to the memory.
	www.calsky.com /lexikon/en/txt/m/mi/mips_architecture.php (2974 words)

	Introduction to the MIPS ISA
		The MIPS architecture is widely used in a variety of applications ranging from high-end graphics workstations to laser printers, Cisco routers and Nintendo and Sony videogame consoles.
		MIPS R10000 * The R6000 preceeded the R4000 because the R4000 took longer than planned to develop, but was quickly superseded by the R4000 7.
		MIPS Load and Store Instructions --- ---- ---- --- ----- ------------ A. An important architectural characteristic of RISCs is that all computational instructions operate on values contained in registers, and put their result in a register.
	www.cs.gordon.edu /courses/cs311/lectures-2003/intro_to_mips.html (4100 words)

	MIPS
		The Stanford research group had a strong background in compilers, which led them to develop a processor whose architecture would represent the lowering of the compiler to the hardware level, as opposed to the raising of hardware to the software level, which had been a long running design philosophy in the hardware industry.
		MIPS used 32 registers, each 32 bits wide (a bit pattern of this size is referred to as a word).
		MIPS Computer Systems, Inc. was founded in 1984 upon the Stanford research from which the first MIPS chip resulted.
	cse.stanford.edu /class/sophomore-college/projects-00/risc/mips/index.html (449 words)

	MIPS architecture
		MIPS is an acronum for Microprocessor without Interlocked Pipeline Stages, a microprocessor architecture developed by MIPS Computer Systems Inc..
		MIPS IV Because the designers created such a clean instruction set (see Instructions), computer architecture courses in universities and technical schools often study the MIPS architecture.
		In 1987 the successor, the R3000 CPU was released.
	www.xtrj.org /ssm7/mips.htm (640 words)

	MIPS architecture - Wikipedia, the free encyclopedia
		By the late 1990s MIPS was a powerhouse in the embedded processor field, and in 1997 the 48-millionth MIPS-based CPU shipped, making it the first RISC CPU to outship the famous 68k family.
		On the other hand, use of MIPS microprocessors in embedded roles is likely to remain common, because of the low power-consumption and heat characteristics of embedded MIPS implementations, the wide availability of embedded development tools for MIPS, as well as experts knowledgeable about the architecture.
		A more feature-rich free MIPS emulator is available from the GXemul project (formerly known as the mips64emul project), which emulates not only the various MIPS III and higher microprocessors (from the R4000 through the R10000), but also emulates entire computer systems which use the microprocessors.
	www.cs.uiuc.edu /class/fa06/cs232/lectures/MIPS.htm (3760 words)

	EEProductCenter.com :: Press Release :: MIPS Architecture Enabling Growing List of Mobile Application Processors
		MIPS Technologies, Inc., a Silicon Valley-based company whose technology is found in many high-growth consumer electronics products, announced today that the industry-standard MIPS(R) microprocessor architecture is extending its reach into the mobile applications space.
		At the heart of the MIPS architecture is a streamlined architecture that has met the demands of generations of applications over a 20-year period.
		MIPS, MIPS-Based, MIPS32, 24Kc and 4KEc are trademarks or registered trademarks of MIPS Technologies, Inc. in the United States and other countries.
	www.eeproductcenter.com /showPressRelease.jhtml?articleID=X232887 (703 words)

	[No title]
		Of the current RISC architectures, the MIPS architecture is the only one in the embedded systems industry generally available for licensing.
		The MIPS architecture was born out of the supercomputer and workstation environment of the 1980s.
		MIPS Computer Systems produced one of the few true RISC computers for very high-end users until the company was bought by Silicon Graphics.
	www.lycos.com /info/mips-architecture.html (471 words)

	Linux/MIPS HOWTO
		Linux/MIPS is a port of the widespread UNIX clone Linux to the MIPS architecture.
		One of the special features of the MIPS architecture is that all processors except the R8000 can be configured to run either in big or in little endian mode.
		John Hennessey, father of the MIPS architecture, was kind enough to write in the foreword: ``...
	oss.sgi.com /mips/mips-howto.html (8363 words)

	WorthPlaying - Xbox 360 (X360) , PlayStation 3 (PS3), Nintendo Wii, Xbox, PlayStation 2 (PS2), GameCube (NGC), PSP, ... (Site not responding. Last check: )
		MIPS Technologies, Inc. a leading provider of industry-standard processor architectures and cores for digital consumer and business applications, today announced that its MIPS64 architecture has been licensed to Sony Computer Entertainment Inc. (SCEI).
		MIPS Technologies began developing its 64-bit processor architecture more than 10 years ago, based on the leading-edge RISC (reduced instruction set computer) research of MIPS co-founder John Hennessy, currently the president of Stanford University.
		MIPS Technologies, Inc. is a leading provider of industry-standard processor architectures and cores for digital consumer and business applications.
	www.worthplaying.com /print.php?sid=4793 (535 words)

	MIPS architecture overview
		As explained in more detail on the cosimulation overview page, one of the central research goals of the Hades framework was to study algorithms for system-simulation and fast hardware/software-cosimulation, including the coupling of an event-driven simulation engine with instruction-level processor simulators.
		In 1984, MIPS corporation was founded by members of the Stanford research team to develop a commercial version of the prototype chip.
		Next to the 32-bit data bus and address-bus, the MIPS processors also generate four byte-enable signals during each memory access, where a low level ('0') indicates that the corresponding group of 8-bits is active during the transfer.
	tech-www.informatik.uni-hamburg.de /applets/hades/webdemos/mips.html (2691 words)

	MIPS Architecture
		One thing you need to be aware of is that the MIPS architecture (like many RISC architectures) has a number of instructions that do not take effect right away.
		Instructions that fetch values from memory, for example, take so long to execute that another instruction (that doesn't access memory) can be executed before the memory access completes.
		The MIPS architecture executes one instruction during such load delay slots.
	www.cs.duke.edu /~narten/110/nachos/main/node37.html (248 words)

	COMPUTEX ONLINE (Site not responding. Last check: )
		The MIPS™ Consumer Audio Platform, targeting high-performance embedded signal processing, enables ASUS to accelerate development cycle of integrated multimedia solutions and to develop general technical module easily connected to multiple systems through a series of standard software audio modules.
		Additionally, the MIPS Consumer Audio Platform gives designers ample flexibility to configure their SOCs for a range of options such as power, performance or area depending upon market requirements, and to enhance product competitive advantages by optimizing the performance for high-quality audio/video applications.
		MIPS, MIPS32, MIPS-Based, 4KEc and M4K are trademarks or registered trademarks of MIPS Technologies, Inc. in the United States and other countries.
	www.computex.com.tw /software/roundup_archive_detail.asp?index=20050124&items=2 (637 words)

	Spartanburg SC \| GoUpstate.com \| Spartanburg Herald-Journal (Site not responding. Last check: )
		MIPS Technologies, formerly MIPS Computer Systems, is most widely known for developing the MIPS architecture and a series of pioneering RISC CPUs.
		MIPS Computer Systems Inc. was founded in 1984 by a group of researchers from Stanford University that included John L. Hennessy, as a vendor of microprocessor chips.
		After SGI decided to migrate to the Itanium architecture in 1998, it was decided to spin out MTI as an intellectual property licensing company offering licences to the MIPS architecture as well as microprocessor core designs.
	www.goupstate.com /apps/pbcs.dll/section?category=NEWS&template=wiki&text=MIPS_Technologies (409 words)

	MIPS Architecture Enabling Growing List of Mobile Application Processors - Technology - RedOrbit
		MIPS Technologies, Inc., a Silicon Valley-based company whose technology is found in many high-growth consumer electronics products, announced today that the industry-standard MIPS(R) microprocessor architecture is extending its reach into the mobile applications space.
		At the heart of the MIPS architecture is a streamlined architecture that has met the demands of generations of applications over a 20-year period.
		MIPS Technologies' customers may gain design flexibility through access to ISA licenses, optimized hard macros and synthesizable cores, which enable the optimization of silicon die area and power configurations to maximize battery life.
	www.redorbit.com /news/display?id=82555 (788 words)

	Linux Headquarters - Kernel v2.6.15-rc3 /arch/mips/Kconfig
		The SOC design - is based on the MIPS32 architecture running at 266/400/500MHz - with many integrated peripherals.
		Most modern embedded systems with a 32-bit + MIPS processor are based on a MIPS32 processor.
		Many modern embedded systems with a 64-bit + MIPS processor are based on a MIPS64 processor.
	www.linuxhq.com /kernel/v2.6/15-rc3/arch/mips/Kconfig (3672 words)

	MIPS Technologies RISC Processor Cores Backgrounder
		MIPS Technologies, Inc. is committed to driving this industry trend by providing its MIPS architecture processors in easily adaptable processor cores.
		The MIPS Processor Core Roadmap represents the company¹s plan to supply the industry with a variety of design options for obtaining MIPS RISC processor Intellectual Property or IP.
		MIPS Technologies, Inc. is now extending that leadership with a new family processor cores.
	www.amslink.com /file/rdmpback.html (1757 words)

	OSNews.com
		I have nothing against MIPS per se, but by now people should have realised that its place is in the embedded market and nothing else.
		Keeping MIPS would have meant huge amounts of money to keep it a competitive CPU (performance-wise), and some more to keep IRIX from becoming a relic.
		No, the biggest bad decision was spinning off MIPS, which they used to own - atleast if they owned that, and everything went to the shitter, they still had the CPU busienss specialising in embedded processors to turn to.
	www.osnews.com /reply.php?news_id=13526&comment_id=92073 (1461 words)

	CA225b MIPS Assembly Language Programming
		MIPS provides 32 registers, and encourages you to load your data into them and work with it there, resulting in very fast execution.
		MIPS, in keeping with the RISC philosophy, actually has only one memory addressing mode at the machine level, it corresponds to base addressing.
		This language is specific to the architecture, especially the registers, of the processor.
	www.compapp.dcu.ie /~ray/CA225b.html (10703 words)

	Partners - MIPS Technologies
		MIPS Technologies, Inc. is the world's primary architect of embedded 32- and 64-bit processors, driving the broadest alliance of companies delivering embedded solutions.
		MIPS Technologies licenses its MIPS 32 and MIPS 64 architectures, CPUs, cores and associated technology to semiconductor companies, foundries, and system OEMs.
		Over 170 hardware and software development tools support the MIPS architecture.
	www.ghs.com /partners/mips_partner.html (56 words)

	MIPS TAKES LEAD AS NUMBER ONE RISC ARCHITECTURE \| IDT
		The rapid growth of MIPS in a wide range of applications is a result of the architectures ability to offer industry-leading applications performance, high functionality and design flexibility.
		The MIPS architecture, which is so broad-based that it spans supercomputing to consumer and embedded applications, is initially designed for the needs of high-performance computer systems from Silicon Graphics.
		MIPS processors help drive Silicon Graphics applications ranging from video and motion picture animation and special effects to innovative designs in such industries as aviation and pharmaceutical to the large, mission-critical applications of entire organizations and operations.
	www.idt.com /?id=457 (986 words)

	MIPS Technical Tidbits
		Whether you're new to MIPS or just curious about some of the nuances of the MIPS architecture, this page might be of interest to you.
		MIPS coprocessor 0 (CP0) is known as the "system control coprocessor" and handles the virtual memory subsystem and exception processing for the CPU.
		In a similar fashion, MIPS assemblers provide a broad range of synthetic instructions that allow code to be written with "intuitive" mnemonics.
	www.go-ecs.com /mips/miptek1.htm (1185 words)

Try your search on: Qwika (all wikis)