RISC is a CPU design philosophy that followed from the discovery that many of the features that were included in traditional CPU designs for speed were being ignored by the programs that were running on them.
It was Sun's use of a RISCchip in their new machines that demonstrated that RISC's benefits were real, and their machines quickly outpaced the competition and essentially took over the entire workstation market.
As the original RISCarchitectures evolved, the ones that have survived (notably the PowerPC) have acquired a variety of additional instructions, some of which are for quite elaborate operations useful for graphics.
The aim of RISC is to address the problems of one such complex nonlinear system the rural Indian economy and to outline a solution that addresses the problem of economic growth comprehensively by accomplishing a set of interlinked transitions to a more efficient equilibrium.
RISC achieves the urbanization of the rural population without requiring the massive and unsustainable rural-urban migration.
RISC follows the logical trend of moving away from vertically integrated institutions to one of horizontal segmentation and specialization.
The RISC founders all implemented a socio-cultural programme in their countries.
The purpose of RISC then was to create a forum for clients to share their experiences, methodological developments and applications.
RISC International has implemented the first global observatory on social change focusing on the dynamics of change in values, motivation and behavioural patterns in over 30 countries worldwide.
www.risc-int.com /ar_history.html (265 words)
Ars Technica: RISC vs. CISC: the Post-RISC Era - Page 1 - (10/1999)(Site not responding. Last check: 2007-10-13)
RISC was not a specific technology as much as it was a design strategy that developed in reaction to a particular school of thought in computer design.
It fails because RISC and CISC are not so much technologies as they are design strategies--approaches to achieving a specific set of goals that were defined in relation to a particular set of problems.
Back in 1981 when Patterson and Sequin first proposed the RISC I project (RISC I later became the foundation for Sun’sSPARCarchitecture), a million transistors on a single chip was a lot [1].
RISC was tailor-made to take advantage of these techniques, because the core logic of a RISCCPU was considerably simpler than in CISC designs.
UC Berkeley's RISC project started in 1980 under the direction of David Patterson, based on gaining performance through the use of pipelining and an aggressive use of registers known as register windows.
However, despite many successes, RISC has made few inroads into the desktop PC and commodity server markets, where Intel'sx86 platform remains the dominant processorarchitecture (Intel is facing increased competition from AMD, but even AMD'sprocessors implement the x86 platform, or a 64-bit superset known as x86-64).
In RISC you use "Superscalar" to load lots of single instructions, and the processor executes them in parallel (at the same time) -- all decoding (reordering, etc.) is done by the chip.
Say you are loading 4 x RISCinstructions at the same time, then you want to improve the processor.
RISC started as all fixed size and perfectly aligned data -- but working with legacy data was near impossible (since it wasn't perfectly aligned) -- so they added in support for misaligned data.
Advantech - ePlatform Services - ARM / XScale-based Embedded Computing Solutions(Site not responding. Last check: 2007-10-13)
One primary benefit of RISCprocessors is the high performance at low power consumption at a lower cost compared with typical Pentium-level x86processors applied to embedded applications, especially mobile applications.
RISC is always designed for a specific application; it should be compact and proprietary.
By making the hardware simpler, RISCarchitecture puts a greater burden on the software, which means it might not be good for some applications because of this simple structure.
RISC is guidance on using a risk-based approach to clean-ups.
RISC is a non-rule Policy Document (NPD) and has not been adopted by rule.
RISC requires that the institutional controls be memorialized in an Environmental Restrictive Covenant (generic ERC language can be found on the LUST Web site).
John Cocke of IBM Research in Yorktown, New York, originated the RISC concept in 1974 by proving that about 20% of the instructions in a computer did 80% of the work.
The term itself (RISC) is credited to David Patterson, a teacher at the University of California in Berkeley.
The main difference between RISC and CISC, is that the instruction set of the first kind of processors was explicitly designed to allow the sustained execution of instructions in one cycle as average.
RISC has also been called a "scalable architecture" because it is possible to go from one technology to another with practically the same design (from CMOS to ECL, for example).
In 1988, RISC OS 2 was released for the 32-bit Archimedes range of computers, which found a large market in the education sector.
The 1991 release of RISC OS 3 offered a sophisticated GUI environment with drag-n-drop enabled throughout, multitasking, advanced Audio capabilities (capable of playing Amiga MODs and samples) 256 colours, and some truly unique UI concepts that were way ahead of their time.
Risc OS is a ROM-based operating system, so it 'boots' in an instant on the original hardware.
As the world enters the 21st century the CISC Vs. RISC arguments have been swept aside by the recognition that neither terms are accurate in their description.
www.amigau.com /aig/riscisc.html (1126 words)
The Franklin Institute Certficates of Merit - John Cocke(Site not responding. Last check: 2007-10-13)
Cocke's RISC concept was contrary to the established direction of increasingly complex instruction sets and machines, and was consequently at variance with the dominant ideas of that time.
RISC was a fundamentally new concept in computer system design.
In general, RISC machines are characterized by fixed format instructions and extensive use of pipelined execution, while CISC machines have variable length instructions and extensive use of microprogramming.
A minimal implementation of the ulitmate RISCarchitecture requires an instruction execution unit, a memory, input-output devices, and a bus to connect these.
The minimal ultimate RISC can only be proven to be suboptimal if a processor can be found that is better when measured along at least one axis of the design space while being no worse along any other axes.
RISC is a guidance manual that describes how to achieve consistent closure of contaminated soil and groundwater using existing IDEM programs.
It is a non-rule policy document, which means that RISC does not have the full force and effect of law.
Most importantly, RISC was created to establish cost-effective closure standards and closure options that result in negligible risk to human health and the environment.
RISC is a grassroots, advocacy organization designed to represent YOU and others who are tired of watching local, regional, state and federal governments and their agencies, ignore or run roughshod over individual concerns.
RISC leaders are your neighbors; the members are those who long to be heard.
Summer residents will find RISC a valuable ally in protecting their interests when they are not in residence.
RISC was also heralded a more quantitative approach to computerarchitecture, whereby careful experiments preceded the hardware design and sensible performance metrics were used to judge success.
The roots of RISC lie in three research projects: the IBM801, the Berkeley RISCprocessor, and the Stanford MIPSprocessor.
RISCmicroprocessors have been the standard-bearers of performance, so Intel has embraced ideas from RISC and followed the quantitative approach.