
	Where results make sense

Topic: Shift register

Related Topics

Register

Data bus

Linear feedback shift register

Digital circuit

NSA encryption systems

Systolic array

Vacuum tube

History of computing hardware

Punch card

Thyratron

Colossus computer

ENIAC

Z3 Computer

Political colour

Bletchley Park Museum

In the News (Thu 26 Nov 09)

Northern Trust

Marvin Harrison

Peter Chernin

Gary Locke

Match Play

Penelope Cruz

Mickey Rourke

AR Rahman

Danny Boyle

Hugh Jackman

	Serial-to-Parallel Shift Register
		The term register can be used in a variety of specific applications, but in all cases it refers to a group of flip-flops operating as a coherent unit to hold data.
		Therefore, this circuit is known as a serial-in, parallel-out shift register.
		It is also known sometimes as a shift-in register, or as a serial-to-parallel shift register.
	www.play-hookey.com /digital/shift-in_register.html (368 words)

	Shift register - Wikipedia, the free encyclopedia
		In digital circuits a shift register is a group of registers set up in a linear fashion which have their inputs and outputs connected together in such a way that the data is shifted down the line when the circuit is activated.
		Several bi-directional shift registers could also be connected in parallel for a hardware implementation of a stack.
		One of the first known examples of a shift register was in the Colossus, a code-breaking machine of the 1940s.
	en.wikipedia.org /wiki/Shift_register (854 words)

	Linear feedback shift register - Wikipedia, the free encyclopedia (Site not responding. Last check: )
		A linear feedback shift register (LFSR) is a shift register whose input bit is a linear function of its previous state.
		The only linear functions of single bits are xor and inverse-xor; thus it is a shift register whose input bit is driven by the exclusive-or (xor) of some bits of the overall shift register value.
		The initial value of the LFSR is called the seed, and because the operation of the register is deterministic, the sequence of values produced by the register is completely determined by its current (or previous) state.
	en.wikipedia.org /wiki/Linear_feedback_shift_register (943 words)

	Linear Feedback Shift Registers
		A shift register is a device whose identifying function is to shift its contents into adjacent positions within the register or, in the case of the position on the end, out of the register.
		Clocking) One of the inputs to a shift register is the clock; a shift occurs in the register when this clock input changes state from one to zero (or from zero to one, depending on the implementation).
		By definition, the selected bit values are collected before the register is clocked and the result of the feedback function is inserted into the shift register during the shift, filling the position that is emptied as a result of the shift.
	homepage.mac.com /afj/lfsr.html (1687 words)

	CW t/a Digital Electronics, A Practical Approach, 6e Chapter 13 -- Chapter Summary and Key Concepts (Site not responding. Last check: )
		Shift registers are used for serial-to-parallel and parallel-to-serial conversions.
		A shift register is used to move data to the left or to the right by one bit for each input clock pulse.
		Shift registers can be used to convert serial data to parallel data or to convert parallel data to a serial bit string.
	cwx.prenhall.com /kleitz/chapter13/custom2/deluxe-content.html (1483 words)

	Shift Register (Site not responding. Last check: )
		GENERAL INFORMATION: A shift register is often used to monitor the movement of parts and data on an assembly line.
		Shift register programs may be developed with a programmable controller having latch-unlatch functions by using a latch instruction to store data.
		Enter the shift register into the processor memory and test it for proper operation.
	www.ndscs.nodak.edu /instruct/electrical/freden/shiftreg.htm (738 words)

	LFSR Reference -- M-Sequence, Linear Feedback Shift Register, Feedback Taps for Maximal Length Sequences
		A linear feedback shift register (LFSR) is the heart of any digital system that relies on pseudorandom bit sequences (PRBS), with applications ranging from cryptography and bit-error-rate measurements, to wireless communication systems employing spread spectrum or CDMA techniques.
		The Fibonacci implementation consists of a simple shift register in which a binary-weighted modulo-2 sum of the taps is fed back to the input.
		The Galois implementation consists of a shift register, the contents of which are modified at every step by a binary-weighted value of the output stage.
	www.newwaveinstruments.com /resources/articles/m_sequence_linear_feedback_shift_register_lfsr.htm (2162 words)

	shift in demand or supply curve - Hutchinson encyclopedia article about shift in demand or supply curve (Site not responding. Last check: )
		In economics, a shift in the demand or supply curve to the left or right on a price–quantity diagram.
		A shift in the demand curve can arise because of a change in the income of buyers, a change in the price of other goods, or a change in tastes for the product.
		A shift in the supply curve can arise because of change in the costs of production, a change in technology, or a change in price of other goods.
	encyclopedia.farlex.com /shift+in+demand+or+supply+curve (212 words)

	Shift-Register Stream Ciphers
		In addition to the conventional configuration, where each new bit input to the shift register is the XOR of several bits in the register, a shift register may also be implemented in Galois configuration, where the single bit shifted out of the register is XORed with several bits in the shift register.
		Doing that is exactly equivalent to running the shift register in the Galois configuration, and so the reason for the condition is now obvious: if the shift register has maximum period, the 0000001 state will recur at the end of that period; and if it does so recur, this recurrence mustn't be a repeated occurrence.
		If only four shift registers are used, so that we XOR the output of one shift register with the output of a Geffe generator, then we still have the same weakness that the Geffe generator alone had.
	www.quadibloc.com /crypto/co040801.htm (2247 words)

	shift register algorithm distance computation
		A feedback shift register is one which takes function [some math evaluation which yield either a zero or one] from one or more of the stages [aka taps] to supply the unknown x.
		For a shift register with four stages the maximum possible cycle length is 2^4 - 1 = 15 = 3 * 5 and, therefore, by a theorem of Lagrange, other possible cycle lengths are 1, 3, 5, and 15.
		The two words "shift register" caused Wayne Madsen to phone Hans Buehler to tell him that I might be able to shed some light on why Buehler was tossed in to the Evin prison in Teheran for espionage.
	www.geocities.com /CapitolHill/Congress/8327/sr.htm (1599 words)

	Shift registers
		A shift register is a register in which the contents may be shifted one or more places to the left or right.
		Serial-to-parallel conversion means that data is transferred into the storage device or register in serial fashion and removed in parallel fashion, as in figure 3-30, view A. Parallel-to-serial conversion means the data is transferred into the storage device in parallel and removed as serial data, as shown in view B. Figure 3-30.
		A shift of one place to the left increases the value by a power of 2, which in effect is multiplying the number by 2.
	www.tpub.com /neets/book13/55j.htm (1563 words)

	RSA Security - 2.1.5.1 What is a Linear Feedback Shift Register?
		The behavior of the register is regulated by a counter (in hardware this counter is often referred to as a ``clock'').
		At each instant, the contents of the cells of the register are shifted right by one position, and the XOR of a subset of the cell contents is placed in the leftmost cell.
		A shift register cascade is a set of LFSRs connected together in such a way that the behavior of one particular LFSR depends on the behavior of the previous LFSRs in the cascade.
	www.rsasecurity.com /rsalabs/node.asp?id=2175 (483 words)

	Serial-in, Parallel-out Shift Register - Chapter 12: SHIFT REGISTERS - Volume IV - Digital
		A serial-in/parallel-out shift register is similar to the serial-in/ serial-out shift register in that it shifts data into internal storage elements and shifts data out at the serial-out, data-out, pin.
		The purpose of the output register is to maintain a constant data output while new data is being shifted into the upper shift register section.
		A real-world application of the serial-in/ parallel-out shift register is to output data from a microprocessor to a remote panel indicator.
	www.allaboutcircuits.com /vol_4/chpt_12/4.html (2164 words)

	Lab 6 - 4-bit SRAM Shift Register (Site not responding. Last check: )
		While many different shift register design exist, an SRAM-based shift register is useful due to the property that the contents of the register are retained without the presence of a clock signal.
		The individual shift register cell is composed of an SRAM cell along with 4 tri-state inverting buffers.
		Note: In designing your shift register, be careful with your initial 1-bit shift register layout, as when designing the 4-bit shift register, you will not only need to serially connect the 1-bit shift register cells, but you will also need to route the global clock signals to all cells.
	www.cs.ucr.edu /cs168/cs168-04win/lab6/lab6.html (299 words)

	Shift Registers (Site not responding. Last check: )
		A register that is capable of shifting data one bit at a time is called a shift register.
		The logical configuration of a serial shift register consists of a chain of flip-flops connected in cascade, with the output of one flip-flop being connected to the input of its neighbour.
		The operation of the shift register is synchronous; thus each flip-flop is connected to a common clock.
	scitec.uwichill.edu.bb /cmp/online/P10F/shift.htm (395 words)

	8-Bit Shift Register
		Using this 8-bit shift register is a convenient way to map a serial stream of signals to parallel output.
		Since we were limited by the number of pins on a basic stamp, we used the 8-bit Shift register to "demux" a signal to multiple outputs.
		Wire the Qh pin of the first register to the inputs (A1, A2) of the second register, connect the clock pins on both registers to the same stamp pin, connect the clear pins on both registers to the same stamp pin.
	www-2.cs.cmu.edu /~RAS/Docs/surface/shift_register.html (776 words)

	Shift register: Facts and details from Encyclopedia Topic (Site not responding. Last check: )
		Shift registers can have a combination of serial and parallel inputs and outputs, EHandler: no quick summary.
		Several bi-directional shift registers could also be connected in parallel for a hardware implementation of a stack stack (computing) quick summary:
		A linear feedback shift register is a shift register whose input is the exclusive-or (xor) of some of its outputs....
	www.absoluteastronomy.com /encyclopedia/s/sh/shift_register.htm (791 words)

	Data-Driven Self-Timed Shift Register (Site not responding. Last check: )
		As one datum shifts in, a timing signal is generated and shifts every bit of the register forward by one bit.
		Reading of the DDST shift register can be done simply by shifting in new data bits or a stream of "0"s.
		Construction of a longer DDST shift register based on the 4-bit module is straightforward since timing is localized inside the basic module and hazards due to clock skew and racing that usually happen in a long shift register can be avoided.
	www-cryo.eecs.berkeley.edu /ResearchPages/ddst_shiftreg.html (205 words)

	Shift Register Counters
		They are basically shift registers with the serial outputs connected back to the serial inputs in order to produce particular sequences.
		These registers are classified as counters because they exhibit a specified sequence of states.
		A ring counter is basically a circulating shift register in which the output of the most significant stage is fed back to the input of the least significant stage.
	www.eelab.usyd.edu.au /digital_tutorial/part2/register07.html (311 words)

	Lessons In Electric Circuits -- Volume IV (Digital) - Chapter 12
		A parallel-in/laralel-out shift register combines the function of the parallel-in, serial-out shift register with the function of the serial-in, parallel-out shift register to yields the universal shift register.
		Below is a single stage shift register receiving data which is not synchronized to the register clock.
		R indicates that the shift register stages are reset by input CLR' (active low- inverting half arrow at input) of the control section at the top of the symbol.
	www.ibiblio.org /obp/electricCircuits/Digital/DIGI_12.html (11312 words)

	[No title]
		Basically a shift register is rather like a conveyor belt, the bits (zeros and ones) are loaded onto the belt at one end and fall off at the other, one at a time, in the same order.
		It is called a shift register because each time a bit is moved in or out all the other bits "shift over".
		Normally when you shift all the data out of the shift register it is empty and will stop shifting until you load in some more data by storing it in address &FE0A, but there is an other option.
	www.doc.mmu.ac.uk /STAFF/A.Wiseman/Acorn/BodyBuild/BB_88/BBC64.txt (1574 words)

	shift register (Site not responding. Last check: )
		Upon the arrival of a clock pulse, data at the D input of each flip-flop is transferred to its Q output.
		At the start, the contents of the register can be set to zero by means of the CLEAR line.
		If a 1 is applied to the input of the first flip-flop, then upon the arrival of the first clock pulse, this 1 is transferred to the output of flip-flop 1 (input of flip-flop 2).
	ourworld.compuserve.com /homepages/g_knott/elect339.htm (131 words)

	register domains in TutorGig Encyclopedia
		Register may mean Register linguistics, a form of a language used for a particular purpose or in a particular social setting Register music, the relative height or range of a note, set of pitches or pitch..
		A link register, in many CPU architecture s such as the IBM POWER PowerPC and the PA RISC family PA RISC, is a special purpose processor register register which holds the address to return to when a function..
		The Register Forum is the school newspaper from the Cambridge Rindge and Latin School CRLS in Cambridge...
	www.tutorgig.com /es/register+domains (797 words)

	Shift Register (DSP Blockset)
		The Shift Register block acquires a sequence of input samples into a frame.
		The Shift Register block's buffer is initialized to the value specified by the Initial condition parameter.
		If you expect to generate code for the Shift Register block using the Real-Time Workshop, you should ensure that inputs are contiguous in memory.
	www.tau.ac.il /cc/pages/docs/matlab/help/toolbox/dspblks/shiftregister.html (370 words)

	4014 8-stage shift register (Site not responding. Last check: )
		A shift register consists of a chain of bistables connected together so that data can be transferred (shifted) along the chain from one end to the other.
		The simplest shift registers have a single SERIAL INPUT where all the data must be loaded in.
		The outputs of the shift register do not chnage until there is a rising edge at the CLOCK INPUT.
	www.doctronics.co.uk /4014.htm (1099 words)

	PARAMETERIZED SHIFT REGISTER RANDOM NUMBER GENERATORS
		A shift register is a finite machine and a type of a classical sequential logic circuit mainly used for storage of digital data.
		In this thesis we present an efficient way of using a shift register to generate sequences of pseudo-random numbers that are uniform and have maximal period.
		The implementation of this shift register is based on polynomial arithmetic.
	dscholarship.lib.fsu.edu /undergrad/36 (216 words)

	4015 dual 4-stage shift register (Site not responding. Last check: )
		Each of the two 4015 registers is a SIPO register, with all of the outputs available externally.
		The final output of the first register, O3A is connected to the serial input, DB, of the second register, to form an 8-bit shift register.
		Be careful to identify the outputs of the shift registers correctly.
	www.doctronics.co.uk /4015.htm (872 words)

	8-Bit Shift Registers With 3-State Output Registers - SN74HC595 - TI Product Folder
		The shift register has a direct overriding clear (SRCLR\)input, serial (SER) input, and serial outputs for cascading.
		Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered.
		If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.
	focus.ti.com /docs/prod/folders/print/sn74hc595.html (421 words)

Try your search on: Qwika (all wikis)