
	Where results make sense

Topic: Static timing analysis

In the News (Mon 6 Jul 09)

Northern Trust

Marvin Harrison

Peter Chernin

Gary Locke

Match Play

Penelope Cruz

Mickey Rourke

AR Rahman

Danny Boyle

Hugh Jackman

	Method for performing multi-clock static timing analysis - Patent 7047508
		The static timing analysis on a circuit is referred to performing a timing analysis on all signal transmission paths of the circuit from each beginning terminal to each end terminal, as well as reporting whether any one of the signal transmission paths on which timing violations occur.
		Next, whether a timing violation occurs on the signal transmission paths is determined by performing static time analysis on the sequential logic circuit using the source clock signal and the destination clock signal which both are associated with the smallest edge time margin.
		Next, whether a timing violation occurs on the signal transmission paths is determined by performing static time analysis on all of the signal transmission paths of the sequential logic circuit using the source clock signal and the destination clock signal which both are associated with the smallest edge time margin.
	www.freepatentsonline.com /7047508.html (5508 words)

	Quartus II Classic Timing Analysis (Site not responding. Last check: 2007-10-10)
		Static Timing Analysis—See an overview of the capabilities of the Quartus II classic timing analyzer
		Static Timing Analysis—View a quick demo of the verification capabilities of the Quartus II timing analyzer
		There are tool command language (Tcl) design examples available that extend the functionality of the Quartus II classic timing analyzer to perform advanced timing analysis operations.
	www.altera.com /support/software/quartus2/timing/sof-qts-timing.html (213 words)

	CommsDesign - Overcoming Static Timing Issues in Low-Power 3G Chips
		Unfortunately for STA purposes, the phase error between the input (reference) clock and output (multiplied) clock from the digital PLLs can be high, due to the insertion delay incurred by the multiplier/divider combinations.
		Timing paths in some off-the-shelf timing analysis tools are defined as originating on either an input port or flip-flop clock pin and terminating on either an output port or flip-flop data input pin.
		At the same time, the complexity of these SoCs usually mandates the use of static timing analysis to verify the chip in a reasonable amount of time.
	www.commsdesign.com /design_corner/OEG20030819S0006 (2631 words)

	FPGA - ASIC ,detail Static timming analysis information
		Since static-timing analysis is independent of the values of input signals and the internal state of the design, it is impossible to support the full state-dependent timing as in the simulation world.
		Case analysis is a means of restricting the paths and transitions considered in static timing by specifying constant values or rise/fall transition at certain ports or pins.
		A case analysis to a transition does not break any timing arcs of the design; it just tells the tools that some transitions should not be considered in the current timing analysis.
	www.powerxlogic.com /fpga_verification_detail.htm (3381 words)

	Timing Analysis Rounds The Corner To Statistics
		But a new generation of static timing analysis is upon us, one that uses statistical techniques to overcome the issues inherent in traditional static techniques.
		Traditional static timing analysis (STA) is, and has been, the method that virtually every digital design team uses to achieve timing signoff.
		Analysis is performed on each type of variability to arrive at a probability density function, or PDF (Fig.
	vlsicad.ucsd.edu /SSTA.htm (2292 words)

	EDN Access — 08.01.96 Time flies when you're analyzing it
		Static-timing analysis, thus, goes hand in hand with cycle-based simulation, which, by some strange quirk of fate, is great at checking the functionality of a design but rubbish at verifying its timing (Reference 1).
		The other main problem with static analyzers is that they function poorly or not at all in designs with feedback loops, so you may have to spend a substantial amount of time manually breaking the loops and passing the analyzer several views of the design.
		Despite their disadvantages, dynamic-timing analyzers have a major advantage over their static cousins: Dynamic analyzers are suitable for just about every type of circuit, particularly those containing feedback loops, such as asynchronous state machines, which would cause a static analyzer to throw up its hands in horror (Reference 3).
	www.edn.com /ednmag/archives/1996/080196/16df3.htm (2265 words)

	09.11.98 Elegant yet simple tools unmask timing flaws
		Using static-timing analysis and dealing with the false errors has proven to be much more efficient than delay simulation for the complete and safe analysis of the timing of complex electronic designs.
		Both of the assertions on the path—the arrival time at the beginning of the path and the required-arrival time at the end of the path—need to be in the right time frame for the path timing.
		Timing analyzers are also determining delays for logic simulation and ac-test-generation tools and providing input to a variety of power-analysis- and device-power-level-optimization programs, and electromigration-analysis routines.
	www.edn.com /archives/1998/091198/19ms329.htm (4569 words)

	Tutorial
		The goal of this lab is to use given specifications to create a STA script for analyzing a Verilog netlist for static timing analysis.
		Static timing analysis is used to check for set-up and hold time violations.
		For static timing analysis a synthesized Verilog file is necessary.
	vlsicad.ucsd.edu /courses/cse241a/web/labs/lab4/tut4.htm (412 words)

	Static Timing Analysis
		Timing analysis can be performed at several stages in the implementation flow to gauge delays.
		A post-place-and-route timing report, that incorporates both logic and routing delays, can be generated as a final evaluation of the design's timing constraints, clock frequencies, and path delays.
		After MAP or timing analysis is finished, the Logic Level Timing or Post Layout Timing report appears in the report browser.
	toolbox.xilinx.com /docsan/data/alliance/qst/qst4_6.htm (625 words)

	Static timing analysis - Wikipedia, the free encyclopedia
		Moreover, delay calculation must be incorporated into the inner loop of timing optimizers at various phases of design, such as logic synthesis, layout (placement and routing), and in in-place optimizations performed late in the design cycle.
		Arrival times, and indeed almost all times in timing analysis, are normally kept as a pair of values - the earliest possible time at which a signal can change, and the latest.
		In static timing analysis, the word static alludes to the fact that this timing analysis is carried out in an input-independent manner, and purports to find the worst-case delay of the circuit over all possible input combinations.
	en.wikipedia.org /wiki/Static_timing_analysis (1203 words)

	Static Timing Analysis Techniques for FPGAs
		Static Timing Analysis (STA) is an important step in analyzing the performance of a design.
		STA is much faster than timing-driven gate-level simulation and does not require stimulus vector generation.
		Unlike dynamic analysis, the quality of the static approach is independent of the quality of stimulus vectors.
	www.latticesemi.com /corporate/webcasts/statictiminganalysistechn/index.cfm (186 words)

	Static Timing Analysis
		Static Timing Analysis (STA) is a process of analysing all the timing paths (not the functionality) of our post layout design in STATIC, no need to run dynamic timing simulation.
		STA Process is to increase the speed of ur design.
		One major drwaback of STA Vs DTA is the inability of STA to consider 'false paths'.
	www.vlsibank.com /sessionspage.asp?titl_id=189 (621 words)

	Sintecs - Timing analyses Services
		In modern system design, the race against the clock and the increasing rise time of logic mean that most of today's high-speed designers are concerned with the timing of their designs.
		static timing analysis and functional simulation, leads to the conclusion that board-level timing analysis requires a method that reduces the large numbers of false timing path errors without the vector overhead of a functional simulator.
		Timing margins within these devices are small, while demand for validation of reliable system operation is high.
	www.sintecs.nl /timing.php (329 words)

	37th DAC Tutorial 2, Friday (Site not responding. Last check: 2007-10-10)
		Topics will include the static analysis assumption, graph models of circuit timing, arrival and required time calculation, path-tracing algorithms, multifrequency clocks, timing models for latches and dynamic logic, algorithms for handling false and multicycle paths, and algorithms for fast incremental timing analysis.
		The components of a state-of-the-art static optimization tool include fast simulation, time-domain sensitivity analysis, innovative problem formulation with the help of a static timing analyzer and a nonlinear optimization package; each of these components will be discussed.
		Finally, several advanced timing analysis topics will be presented.Some simple techniques from asynchronous analysis will be discussed that can be used to verify system-level performance and to derive the necessary conditions for correct operation of dynamic circuits.
	www2.dac.com /37th/tut-2.html (497 words)

	Information Bridge: DOE Scientific and Technical Information - - Document #15006301
		Static determination of worst-case execution times imposes numerous restrictions on real-time programs, which include that the maximum number of iterations of each loop must be known statically.
		We represent the worst-case execution time of a function or a loop as a formula, where the unknown values affecting the execution time are parameterized.
		Benefits of this parametric timing analysis include expanding the class of applications that can be used in a real-time system, improving the accuracy of dynamic scheduling decisions, and more effective utilization of system resources.
	www.osti.gov /bridge/product.biblio.jsp?osti_id=15006301 (412 words)

	ITR: Collaborative Research: SPARTA: Static Parametric Timing Analysis to Support Dynamic Decisions in Embedded Systems (Site not responding. Last check: 2007-10-10)
		Static timing analysis derives safe bounds of WCETs but its applicability has been limited to hard real-time systems and small code snippets.
		Parametric Timing Analysis regarding the parametrization of loop bounds.
		Preliminary results on frequency-aware timing analysis are reported in FAST regarding parametrization of the timing analyzer and its effect on worst-case execution time predictions to reflect on varying front-bus speeds as processor frequencies are modulation.
	moss.csc.ncsu.edu /~mueller/sparta.html (490 words)

	Dr. Dobb's \| Practical Applications of Statistical Static Timing Analysis \| December 18, 2006
		For timing analysis of a large design or block, a block-based approach should be used in order to minimize runtime.
		For both path and block-based analysis techniques, the slack is represented in a PDF of the slack yield for all the paths considered in the analysis as a virtual sink.
		During timing closure, the statistical static timing analyzer will be used to target a slack yield for a particular design.
	www.ddj.com /dept/embedded/196700507?pgno=2 (818 words)

	Cadence Announces Toshiba America Electronic Components Endorsement of Ambit BuildGates Static Timing Analysis in ASIC ...
		By embedding the STA capability fully into the entire SPandR front-to-back design flow, Cadence reduces constraint generation and verification time, enabling excellent timing correlation between synthesis and place-and-route.
		The integration of this static timing engine allows designers to easily and thoroughly identify and repair timing problems without leaving the design environment.
		Static Timing Analysis is sold as part of the Ambit BuildGates and PKS synthesis solutions and not as a standalone tool.
	cadence.com /company/newsroom/press_releases/pr.aspx?xml=020701_Toshiba (891 words)

	Commentary
		Achieving timing sign-off for a multi-voltage design requires careful use of static timing analysis (STA) and attention to timing relationships among the design's different voltage domains and library models.
		These timing challenges are presented as an overview of the kinds of effects that your signoff methodology may need to address.
		These timing requirements were challenging due to the spread between the setup and hold margins on some pins of the ARM926 timing models and the memory timing models inside the RAM.
	www.edacafe.com /technical/papers/synopsys_static_timing.php (1810 words)

	Path Categorization Criteria for Static Timing Analysis (Site not responding. Last check: 2007-10-10)
		Static timing analysis is the most used approach to critical path detection in combinational circuits.
		Since traditional criteria used in standard static timing analysis depend on circuit delay assignment, the analysis has to be repeated after each timing optimization step.
		Furthermore, this new approach has the advantage of being independent on the circuit delay assignment and, therefore, static timing analysis need not be applied over and over after each timing optimization step.
	www.eecs.berkeley.edu /IPRO/Summary/03abstracts/nardi.1.html (210 words)

	Body-voltage estimation in digital PD-SOI circuits and its application to static timing analysis - Shepard, Kim ...
		This picture yields a simple analytic model of the body voltage which is used within the context of a prototype transistorlevel static timing...
		Static Noise Analysis for Digital Integrated Circuits in..
		8 Timing analysis and performance improvement of MOS VLSI desi..
	citeseer.ist.psu.edu /414502.html (606 words)

	[No title] (Site not responding. Last check: 2007-10-10)
		This work proposes models and algorithms for innovative timing analysis that considers the interaction among the physical, functional, and timing aspects of a circuit.
		Static timing analysis in the presence of cross coupling for combinational circuits.
		Static timing analysis for sequential circuits in the presence of cross talk.
	www.cs.tufts.edu /~soha/research/timingAnalysis.html (303 words)

	php-deluxe.net - description Static timing analysis
		Static Timing Analysis provides a method to verify timing specifications and constraints for a logically correct design.
		This determines the likelihood that hardware will operate at a given cycle time, or clock frequency.
		Most static timing tools verify that signals propagating through the design between IOs and Storage Elements arrive in time at their destination based on specified timing constraints.
	www.php-deluxe.net /encyclopedia,index.page,Static-timing-analysis.htm (84 words)

	EETimes.com - Rethinking statistical timing analysis
		Rather than trying to look at timing variations over a selection of best- and worst-case temperature, process or voltage "corners," statistical timing analysis returns statistical distributions.
		It seems clear that statistical timing analysis will give the most accurate picture of how a design will respond under various process conditions, telling designers, for example, what kind of yield they can expect at a given frequency.
		Another problem with statistical timing analysis is coming up with the statistical models to drive the analysis.
	www.eetimes.com /news/design/showArticle.jhtml?articleID=198700121 (1203 words)

	BTA-ULTIMA : Welcome : etc : etc
		Timing closure is critical in DSM design, especially at 0.25 micron or below.
		Timing problems, such as interconnect delay and clock skew, must be eliminated before costly fabrication processes begin.
		However, most static timing analysis tools were not designed to accurately analyze the interconnect effects and are unable to handle the large volume of RC data.
	www.celestry.com /products_nautilusdc.shtml (765 words)

	Retargetable Static Timing Analysis for Embedded Software
		Specifically, we target the problem of determining bounds on the execution time of a program on modern processors, and solve this problem in a retargetable software development environment.
		Another contribution of this paper is the modeling of important features in contemporary architectures, such as branch prediction, predication, and instruction pre-fetching, which have great impact on system performance, and have been rarely handled thus far.
		These ideas allow to build a timing analysis tool that is efficient, accurate, modular and retargetable.
	www.gigascale.org /pubs/107.html (238 words)

	Fujitsu to Provide Industry’s First Comprehensive Environment for Statistical Timing Analysis for Submicron Designs : ...
		Sunnyvale, CA, July 21, 2006 — Fujitsu Microelectronics America, Inc. (FMA) announced that Fujitsu is the first semiconductor supplier to provide a comprehensive environment for statistical timing analysis for ASIC and COT customers.
		The new environment enables designers to reduce the design-optimization time in layout designs, by allowing them to calculate the circuit delays using statistical analysis of the impact of process variations.
		Fujitsu’s environment for statistical timing analysis will be available to ASIC and COT customers in October 2006.
	www.fujitsu.com /us/news/pr/fma_20060721.html (722 words)

Try your search on: Qwika (all wikis)