Where results make sense

About us   |   Why use us?   |   Reviews   |   PR   |   Contact us

Topic: System on a chip

    Note: these results are not from the primary (high quality) database.

Ads by Google

Related Topics

VLSI

Victor Perlo

Kaizer Motaung

Pipe Major

2000 Austrian Grand Prix

Endemism

Alfa Romeo 8C

System-on-a-chip - Wikipedia, the free encyclopedia If it is not feasible to construct an SoC for a particular application, an alternative is a system in package (SiP) comprising a number of chips in a single package. TDK electric power meter IC- a typical mixed-signal system on chip A typical application is in the area of embedded systems. en.wikipedia.org /wiki/System-on-a-chip   (527 words)

He, Qing (2005-06-21) Integrated nano liquid chromatography system on-a-chip. http://resolver.caltech.edu/CaltechETD:etd-07142005-013255 The goal of this thesis is to develop technologies and devices towards a totally integrated LC system on-a-chip. He, Qing (2005-06-21) Integrated nano liquid chromatography system on-a-chip. Integrated liquid chromatography (LC) chips are valued because of their significant advantages over conventional systems. etd.caltech.edu /etd/available/etd-07142005-013255   (385 words)

Fault Tolerance in System-on-a-Chip Soft errors can be detected by encoding the functionality of a system in some error-detecting code and using a checker to detect any discrepancy from the fault-free behavior. These codes are popular in computer systems because of their capability to detect all unidirectional faults. The checker is required to be self-checking, meaning that it is capable of detecting faults within the system as well as within itself. www.imit.kth.se /forskningsprojekt-detalj.html?projektid=73   (289 words)

Products: System Studio System Studio is a versatile system-level design creation, simulation and analysis tool that addresses three critical system-level design areas for innovative system-on-a-chip (SoC) applications: algorithms and architectures and software integration. System Studio addresses this design challenge by providing a powerful electronic system-level (ESL) design creation, simulation and analysis environment, for algorithms, architecture, and software integration that is tightly integrated within the Synopsys Discovery™ Verification Platform. System Studio provides extensive support for the design and analysis of complex signal processing functions such as multi-antenna receiver algorithms, multimedia processing, and communication standards compliance. www.synopsys.com /products/cocentric_studio/cocentric_studio.html   (711 words)

CICC 1999 Ed Sessions: E-2 - Selected Topics in System-on-a-Chip Considering the complexity of such systems, it is a forgone conclusion that a cost-effective solution would entail significantly higher levels of integration than currently found today. It is anticipated that 3rd generation systems would be fully "multimedia-ready", allowing subscribers to browse the internet at speeds of 2Mbps and higher, at anytime, from anywhere. Due to this trend, the early analog-based systems of the 80's migrated to 2nd generation digital systems, leading to enhanced system capacity, better voice quality, and secure communications. www.ieee-cicc.org /1999/conference/edsessions/session2.html   (539 words)

Trace-driven System-level Power Evaluation of System-on-a-chip Peripheral Cores The on-chip memory and direct memory access (DMA) controller cores are connected to the system bus, which in turn is bridged to the processor-local bus via a bus controller. Those systems are typically designed as systems-on-a-chip in order to reduce the overall costs as well as minimizing the time to market. Provided the system simulation approach outlined in the previous sections, we define a trace, with respect to a core, to be a sequence of instruction/data items that are executed by that core during its functional simulation. www.cs.ucr.edu /~vahid/pubs/aspdac01_trace   (3963 words)

SoCrates - A Scalable Multiprocessor System-on-a-Chip SoCrates - System on Chip for Real-Time Embedded Systems One key component in our system is the hardware Real-Time Unit (RTU) that manages scheduling, timers, interrupts and semaphores. Students clone ARM7, printed in Embedded Systems, April 2001, page 15 www.mrtc.mdh.se /socrates   (514 words)

EETimes.com - French firm offers $6 vision system-on-a-chip The brain-eye system uses layers of parallel-processing neurons that pass the signal through a series of preprocessing steps, resulting in real-time tracking of multiple moving objects within a visual scene. The chip could also prove useful in unmanned air vehicles, miniature smart weapons, ground reconnaissance and other military applications, as well as in security access using facial, iris, fingerprint, or height and gait identification. The chip houses 23 neural blocks, both temporal and spatial, each consisting of 20 hardware input and output "synaptic" connections. www.eetimes.com /story/OEG20000308S0045   (1558 words)

system-on-a-chip - a Whatis.com definition System-on-a-chip (SoC) technology is the packaging of all the necessary electronic circuits and parts for a "system" (such as a cell phone or digital camera) on a single integrated circuit (IC), generally known as a microchip. For example, a system-on-a-chip for a sound-detecting device might include an audio receiver, an analog-to-digital converter (ADC), a microprocessor, necessary memory, and the input/output logic control for a user - all on a single microchip. Future Systems, Inc. FSC2003 SoC (System on a Chip) in Future Systems RenoGate, Firewall and VPN Performance Evaluation whatis.techtarget.com /gDefinition/0,294236,sid44_gci859459,00.html   (283 words)

pixelworks Our proprietary memory system architecture enables up to 33.2 gigabits per second of bandwidth, and our DSP enables processing of image resolutions as high as QXGA, which requires more than 5 gigabits of bandwidth per second. This is useful in compensating for optical distortions in products such as front projection systems and rear projection televisions. We provide an embedded operating system, source code, and software tools necessary to customize display devices. www.pixelworks.com /product/techoverview.phtml   (1156 words)

One-chip Linux systems hasten arrival of Post-PC Era Chip companies have long sought to develop the means to build entire systems on one piece of silicon. Imagine a single super-high-density chip that you could program to perform all the electronic functions your system needs. One by one, each board-level controller became several chips, one chip, and finally a fraction of a multi-function IC. www.linuxdevices.com /articles/AT4548672342.html   (1625 words)

Chip trio allows glimpse into 'Cell' Tech News on ZDNet But the chip triumvirate is also developing a purpose-built Cell operating system and applications, which Cell's developers will use to test the chip's various features, such as its multimedia processing capabilities. Furthermore, creating an operating system and set of applications that can take advantage of the Cell's multiprocessing and peer-to-peer computing capabilities will be the key to determining if Cell will be successful, he said. The first MAJC chip was originally slated for multimedia processing, a job similar to Cell's. news.zdnet.com /2100-9584_22-948493.html   (1431 words)

Electronic News: SOC Community Must Move Wisely - system-on-a-chip - Technology Information For one thing, a system description language must possess important qualities for characterizing a system, qualities clearly missing in some of the approaches presently being proposed. Moreover, before any language is accepted as a standard, an enabling, productivity-boosting technology must exist for synthesizing a system model to RTL code, just as logic synthesis provided the critical thrust for the acceptance of Verilog and VHDL and the transformation from description to implementation. Designers working at such a high level of abstraction will be able to describe a system's function and assess key architectural tradeoffs with relative ease, unburdened by concerns of how to actually implement the circuit. www.findarticles.com /p/articles/mi_m0EKF/is_51_45/ai_58405855   (742 words)

Early analysis tools for system-on-a-chip design - Author Bios Morrell is currently leading the development of the unified synthesis and physical design system; he is the chief architect for the Integrated Data Model, a fundamental component of this work. Darringer is an IEEE Fellow and Chairman of the Board of Directors for the Silicon Integration Initiative, a consortium focused on reducing the complexity of future DA systems. In 1989 he received the Ph.D. degree in electronics and computer science from the University of Southampton, England, joining the IBM Thomas J. Watson Research Center in Yorktown Heights, New York, where he is currently involved with system-level design tools. www.research.ibm.com /journal/rd/466/darriaut.html   (833 words)

Metrology for System-on-a-Chip The interface circuitry on the chip has digital decoders to select each element of the sensing array and an operational amplifier to monitor the change in conductance of the film. After the high-level simulation of the system in the top-down design process is successfully completed, the next step is to synthesize the individual VCs. A monolithic micro-gas-sensor system was designed and fabricated in a standard CMOS process. www.eeel.nist.gov /812/soc.html   (1052 words)

Press Release - Intersil Unveils New Wireless System-on-a-Chip (WiSOC) That Eliminates Network Processors and Dramatically Reduces BOM Costs for AP and Router Designs (10-Apr-2003) The Linux based operating system allows customers to take advantage of the extensive feature set that Intersil has developed and tested, as well as port existing applications using the included tools. The reference design includes a royalty free, small footprint uClinux operating system that provides customers with a robust software feature set that is customizable using included development tools. Additional applications can be easily obtained from the open source community — or developed in-house. www.intersil.com /pr/shell/0,1091,959,00.html   (740 words)

__Programmable System-on-a-Chip__ In this methodology, pre-designed and pre-verified blocks, often called cores or intellectual property (IP), are obtained from internal sources or third-parties, and combined onto a single chip. This may be due to design errors not detected by simulation or it may be due to a change in requirements. These cores may include embedded processors, memory blocks, or circuits that handle specific processing functions. www.ece.ubc.ca /~stevew/soc.html   (792 words)

Cellular supercomputing with System-on-a-chip As technology advances, this approach is likely to be challenged by a more cost-effective System-On-A-Chip approach, with higher levels of system integration. The scalability of applications to architectures with tens to hundreds of thousands of processors is critical to the success of this approach. Large powerful networks coupled to state-of-the-art processors have traditionally dominated supercomputing. www.research.ibm.com /people/b/berger/papers/bgl_isscc_2002.html   (97 words)

What is a System-on-a-Chip? All of these applications are examples of what is referred to today as a System on a Chip. We assume the capability of such SOC’s tracks the exponential growth available in transistors and interconnect and that such systems must interoperate efficiently with off-chip components and subsystems. To provide a predictable and highly-leveraged software base, it will also be necessary that such SOC designs support a uniform and relatively standard set of application programming interfaces (APIs). www-cad.eecs.berkeley.edu /~newton/presentations/Si2010_9_97/sld016.htm   (155 words)

Adding Force Feedback to Graphics Systems: Issues and Solutions - Mark, Randolph, Finch, Van Verth, Taylor (ResearchIndex) Abstract: Integrating force feedback with a complete real-time virtual environment system presents problems which are more difficult than those encountered in building simpler forcefeedback systems. 4 The decoupled simulation model for VR systems (context) - SHAW, LIANG et al. Adding Force Feedback to Graphics Systems: Issues and Solutions (1996) citeseer.ist.psu.edu /472996.html   (518 words)

Raytheon to develop new system-on-a-chip technology Raytheon’s space and airborne systems division will work with the Information Science Institute at the University of Southern California to create an integrated large-scale system on a chip with software development tools for programs that can be used by the Defense Department and commercial applications. Raytheon Co. won a $27.6 million contract from the Defense Advanced Research Project Agency to develop a programmable computing system based on a very fast, powerful and versatile chip, the company said. Under the Morphable Networked Micro-Architecture project called Monarch, the company will develop a system that can alternate simultaneously between front-end and back-end processing through the use of IBM Cu-08 90-nanometer chip-making technology. www.washingtontechnology.com /news/1_1/daily_news/26221-1.html   (278 words)

RGB-304 System-on-a-Chip: Technology, Markets To accommodate exponential growth demands for larger and faster transistors, chip designers and manufacturers have constantly pushed the envelope of technological, physical, and design constraints. Therefore, there is the occurrence of SOC devices simultaneously penetrating into the existing markets of most other standalone chips The growth of SOC components has, in fact, led to the birth and popularity of new end-use devices that were hitherto deemed impossible to make or to market. www.bccresearch.com /editors/RGB-304.html   (499 words)

Implementation of Computation Group (CALTECH, Dept. of CS) As a result, human conceptual complexity is the key limiter to the systems we can build, as well as the efficiency of the systems we build. Our efforts span from algorithms and problem descriptions, through compute models, architectures, and runtime systems, and down to physical substrates, including work on design mapping between these levels. We attempt to systematically understand the design space for programmable computing devices and the impact which both substrate costs and mapping technology have on that design space. www.cs.caltech.edu /research/ic   (428 words)

System-on-a-Chip Processor Synchronization Support in Hardware - Saglam, Mooney (ResearchIndex) Abstract: For scalable-shared memory multiprocessor Systemon -a-Chip implementations, synchronization overhead may cause catastrophic stalls in the system. Efficient improvements in the synchronization overhead in terms of latency, memory bandwidth, delay and scalability of the system involve a solution in hardware rather than in software. This paper presents a novel, efficient, small and very simple hardware unit that brings significant improvements in all of the above criteria: in an example, we reduce... citeseer.ist.psu.edu /481052.html   (564 words)

System-on-a-Chip Cosimulation and Compilation Complex consumer products with multiple functions on a single chip demand new design and verification methods for interfunctioning hardware and software components. Int'l Workshop on Rapid System Prototyping, IEEE CS Press, 1996, pp. [4] C.A. Valderrama,, et al., "A Unified Model for Cosimulation and Cosynthesis of Mixed Hardware/Software Systems," Proc. csdl.computer.org /comp/mags/dt/1997/02/d2016abs.htm   (271 words)

Infineon Pushes 3G 'System-on-a-Chip' Apps - - Infineon Technologies AG produces chips for wireless communications integrated circuits for security and chip card applications, as well as communications and multimedia chips and memory components. Intel has lifted the lid on the company's next-generation, dual-core chips that promise to strike a balance between higher processing speed and energy efficiency. Under the terms of their agreement, the companies will develop a high-performance software platform compatible with the UMTS (universal mobile telecommunications system) 3G standard for mobile devices. www.wirelessnewsfactor.com /perl/story/8652.html   (584 words)

Intel tilts to system-on-a-chip CNET News.com As part of a presentation today on future chips, Intel (INTC) said it will continue to put more features, including 3D graphics and audio, into the processor and supporting chips as part of its effort to become more competitive in the low-cost market. A Pentium II processor with integrated high-speed memory and an accompanying chipset which includes both graphics and sound capability is on the drawing board for the low-end market, the sources said. Yu confirmed today that Intel is developing highly integrated silicon, which combines many of the main chips in a PC today into just a few chips. news.com.com /2100-1001-208261.html?legacy=cnet   (1024 words)

System-On-A-Chip Verification: Methodology and Techniques - Wal-Mart System-On-a-Chip Verification: Methodology and Techniques is the first book to cover verification strategies and methodologies for SOC verification from system level verification to the design sign- off. The topics covered include Introduction to the SOC design and verification aspects, System level verification in brief, Block level verification, Analog/mixed signal simulation, Simulation, HW/SW Co-verification, Static netlist verification, Physical verification, and Design sign-off in brief. All the verification aspects are illustrated with a single reference design for Bluetooth application. www.walmart.com /catalog/product.gsp?product_id=1371939   (629 words)

IBM adds system-on-a-chip processors Big Blue said its Microelectronics division will unveil the Customized Control Processor service (CCP) at the Embedded Processor Forum in San Jose, Calif. Under the program, IBM unit will create system-on-a-chip (SOC) processors tailored for clients such as networking gear providers and consumer-electronics makers. These chips, though, won't be completely customized, but will rely on processing cores, or blocks, that can be used in a wide variety of products. www.pcmech.com /newsitem.php?id=311   (108 words)

ZigBee system-on-a-chip introduced The EM250 is an 802.15.4-based semiconductor system built to be ZigBee compliant that integrates a programmable microprocessor, RF radio, network protocol stack and memory into a single-chip solution. In related news, the research firm In-Stat predicted that that market for 802.15.4 nodes and chipsets could grow by 200% from 2004 to 2009, with annual shipments surpassing 150 million units in 2009. The 2.4GHz EM250 is “smaller than a shirt button,” which leads to reduced component size, cost and power consumption for OEMs and system integrators, the company said. mrtmag.com /news/zigbee_system_on_a_chip_unveiled/index.html   (133 words)

Try your search on: Qwika (all wikis)

About us   |   Why use us?   |   Reviews   |   Press   |   Contact us   Copyright © 2005-2007 www.factbites.com Usage implies agreement with terms.