
	Where results make sense

Topic: Xtensa

Related Topics

Cavus

Hasliberg

Grawp

SkyNet

GNU Compiler Collection

Nakhchivan

Visa

Werrington

Lemesos

AOL speak

Corrado

Old Slavonic language

Stone Age

Wide Area Telephone Service

Dirt

In the News (Sat 6 Sep 08)

Gordon Brown

Derby County

Mike Huckabee

Lute Olson

Pearl Harbor

Sonia Gandhi

Ricky Hatton

Narendra Modi

Jesus Christ

Rudy Giuliani

	Tensilica Unveils Xtensa V Architecture
		Xtensa continues to be the only configurable and extensible processor with comprehensive and automatic software, modeling and EDA support.
		This has made the Xtensa platform an attractive alternative to custom logic blocks, which were traditionally designed to accompany off-the-shelf, hard-wired processor cores in order to optimize the SOC for the target application.
		Head to head against the ARM1020 the base Xtensa processor is 43 to 256 percent faster on out-of-the-box EEMBC benchmarks, while the optimized Xtensa core outperforms the ARM1020 8X to 33X.
	www.us.design-reuse.com /news?id=3794&print=yes (1568 words)

	Neterion \| News & Events \| Press Releases (Site not responding. Last check: 2007-10-24)
		Tensilica's solution is unique because it includes the patented Xtensa Processor Generator, which automatically generates the processor's hardware implementation and software development tools simultaneously, even in cases where designer-defined instructions are added using Tensilica's TIE language.
		The Xtensa architecture provides a powerful, integrated hardware and software development environment with thousands of configuration options and an unlimited range of customer-specific extensions.
		With a configurable and extensible microprocessor core called Xtensa, Tensilica is the only company that has automated and patented the time-consuming process of generating a customized microprocessor core along with a complete software development tool environment, producing new configurations in a matter of hours.
	www.neterion.com /news/press/pr030616.html (702 words)

	LinuxElectrons - Xtensa 6 Processor Core Provides Fastest Customization Path
		Tensilica significantly improved the base architecture of the Xtensa 6 processor, resulting in a 25-30 percent improvement in power dissipation.
		In this newest member of the Xtensa processor family, Tensilica employs advanced security provisions in the Xtensa MMU (Memory Management Unit) configuration option similar to what AMD and Intel have provided for personal computers.
		In Xtensa 6 configurations that employ the full virtual memory capability of the Xtensa MMU, the new security features of the Xtensa 6 design set some areas of memory off bounds, thus helping to prevent worms and other types of malicious code from executing functions.
	www.linuxelectrons.com /article.php?story=20051024073005726 (691 words)

	Embedded.com - Audio gets configurable processor
		Tensilica’s original HiFi Audio Engine, based on the company’s configurable, 32-bit Xtensa V processor core, is an example of a configurable processor that has been optimized for audio applications with extra instructions and registers that accelerate the execution of audio-codec software.
		FLIX instructions, like all Xtensa instructions, are first class citizens of the processor’s instruction set and are recognized and used by the tailored compiler, assembler, debugger, and instruction-set simulator that are all generated along with the processor RTL.
		Xtensa processors incorporating the Xtensa HiFi 2 Audio Engine extensions remain configurable; they can be further configured and extended to improve the performance of other software tasks in addition to the targeted audio codecs.
	www.embedded.com /showArticle.jhtml?articleID=175006516 (2707 words)

	Xtensa-Linux (Site not responding. Last check: 2007-10-24)
		The Xtensa processor architecture is a configurable, extensible and synthesizable 32-bit RISC processor core.
		The total Xtensa solution provides a configurable microprocessor core that is quickly integrated with other system blocks and is easily adapted to the needs of today's high-volume, high-performance embedded applications.
		The Xtensa processor core is particularly well suited for digital consumer, networking, office automation and wireless embedded SOC applications.
	xtensa.sourceforge.net (150 words)

	iApplianceWeb-iApplianceReview (Site not responding. Last check: 2007-10-24)
		Changes made by the designer to extend the Xtensa processor hardware - adding instructions, registers, processor state and custom execution units - are immediately and automatically reflected in the entire software tool chain.
		Tensilica has optimized the Xtensa C-compiler (XCC) with such new capabilities as cross-file inlining, interprocedural analysis and removal of unused functions, improved alias analysis and register scheduling, and numerous code generation improvements.
		The Xtensa C compiler, Xtensa instruction set simulator, and Xtensa TIE compiler are priced separately.
	www.iapplianceweb.com /story/OEG20020826S0003.htm (473 words)

	EETimes.com - Eclipse platform eases SoC development
		Because Xtensa processors are configurable, one of Xtensa Xplorer's project design goals was to allow developers to optimize performance in specific embedded applications through tool-driven exploration of many possible processor configurations.
		Xtensa Xplorer supports C/C++ and assembly language development and most of the underlying code for this portion of Xtensa Xplorer comes from the open-source CDT effort.
		Xtensa Xplorer adds to Eclipse and the CDT a benchmark perspective to display profiling information with the source code and the disassembled trace listing.
	www.eetimes.com /story/OEG20030912S0034 (1780 words)

	Tensilica Xtensa LX Processor Beats All Other Processors and Cores On EEMBC Office Automation Benchmark
		In addition to having a significant advantage in the OAmark scores, Tensilica’s Xtensa LX processor demonstrated much lower code size, which means it requires less memory.
		“For our 1.4 sqmm Xtensa LX processor to have the equivalent speed of a much larger PowerPC core when running the out-of-the-box C code, while having a 4X code size advantage, is a testament to the inherent advantages of the Xtensa base processor architecture,” stated Steve Roddy, vice president of marketing for Tensilica.
		Tensilica used the EEMBC-provided, ECL-certified C Code with its XPRES (Xtensa PRocessor Extension Synthesis) Compiler to generate the optimized version of the Xtensa LX processor for this benchmark.
	www.us.design-reuse.com /news?id=9983&print=yes (776 words)

	Welcome to First Silicon Solutions (Site not responding. Last check: 2007-10-24)
		Xtensa processors are highly configurable with respect to processor features, peripherals, and instruction sets.
		Xtensa provides a powerful, integrated hardware and software development environment with thousands of configurable options and an unlimited range of customer-specific extensions.
		With a configurable and extensible processor core called Xtensa, Tensilica is the only company that has automated and patented the time-consuming process of generating a customized processor core along with a complete software development tool environment, producing new configurations in a matter of hours.
	www.fs2.com /3-8-2005tensilica.htm (748 words)

	SOCcentral: Tensilica's Xtensa HiFi 2 Audio Engine Provides Low-Power, Turnkey 24-bit Audio for SOC Designs (Tensilica, ...
		Because the Xtensa LX processor with the HiFi 2 Audio Engine is fully programmable, multiple audio standards can run on the same hardware, allowing the same silicon to be used for multiple applications or the same device to play or record audio in different standards.
		The Xtensa HiFi 2 Audio Engine's native 24-bit data precision provides a superior trade-off between sound quality and codec performance compared to many common 16-bit audio processors in use today, while support for 32- and 16-bit data items is also provided.
		Through careful engineering, and by fully exploiting the new features of the Xtensa LX architecture, Tensilica was able to reduce the overall gate count of the Xtensa HiFi 2 Audio Engine, compared to the first version, resulting in a 20% smaller size when targeted to 200MHz.
	www.soccentral.com /results.asp?catid=191&entryid=16540 (1458 words)

	Processor promises faster SoC design: News from Tensilica
		In less than an hour, the resulting hardware block is delivered electronically in the form or a preverified Xtensa 6 processor core that has been optimised for that exact application.
		In this newest member of the Xtensa processor family, Tensilica employs advanced security provisions in the Xtensa MMU (memory management unit) configuration option similar to those AMD and Intel have provided for personal computers.
		This feature will be of interest to designers planning to run the Embedded Linux operating system on Xtensa 6 processors, as this feature will be incorporated in future versions of the Linux operating system.
	www.electronicstalk.com /news/tey/tey113.html (731 words)

	TechOnLine - New Options on Configurable Processor Core Aids Multiprocessor SoC Design (Site not responding. Last check: 2007-10-24)
		An Xtensa core with a vector SIMD engine and user extensions still takes only around 200,000 gates—this means you can easily use multiple Xtensa cores on a single chip.
		The Xtensa IV processor is the newest generation of the company's configurable and extensible microprocessor architecture.
		The Xtensa architecture provides an alternative to traditional rigid processors and simple configurable processor architectures that limit designers to the performance of either a one-size-fits-all general-purpose MPU or a limited number of configurations.
	www.techonline.com /community/tech_topic/csoc/news/14520 (629 words)

	V6 Automation Tools Speed SOC and Embedded System Design by 'Several Orders of Magnitude'
		In addition, the Xtensa Xplorer design environment has been updated to be easier and faster to use.
		Tensilica's Xtensa Xplorer design environment was also enhanced with improved multiple-core SOC design support, including modeling generation of multiple-core system simulations using Tensilica's XTMP (Xtensa Modeling Protocol) tool, a System-C compatible simulation environment.
		Xtensa Xplorer is a visual environment with a host of automation tools that makes creating Xtensa processor-based SOC hardware and software much easier.
	www.embedded.com /shared/printableArticle.jhtml?articleID=59300776 (1373 words)

	Altera Partner Profile: Tensilica, Inc. (Site not responding. Last check: 2007-10-24)
		Using Xtensa technology, you can mold the processor to fit the application by selecting and configuring predefined elements of the architecture and by inventing completely new instructions and hardware execution units that can deliver performance levels orders of magnitude faster than alternative solutions.
		Once you determine the optimal configuration and extensions, the Xtensa Processor Generator automatically generates (in about an hour) a synthesizable hardware description, complete with EDA scripts as well as a complete optimized software environment–including operating system support–matching each processor configuration.
		Tensilica's Xtensa 6 is optimized for low-power applications and is ideal for control and DSP operations.
	www.altera.com /products/ip/ampp/tensilica/tensil.html (412 words)

	Avision uses Tensilica Xtensa processor in scanner product. \| Computers and Office Automation Industries
		Tensilica, Inc. has announced that Avision has successfully designed the Xtensa configurable processor into an office image product that will be in volume production in the second half of this year.
		"We're very pleased that Avision selected the Xtensa processor for their imaging application and that we were able to help them achieve their aggressive time-to-volume goals," stated Bernie Rosenthal, senior vice president of marketing and sales for Tensilica.
		JNI employs eight Xtensa processors in new Fibre Channel architecture.
	www.allbusiness.com /periodicals/article/574257-1.html (635 words)

	SOCcentral: Xtensa 32-Bit Microprocessor (Altera Corp. 2157) (Site not responding. Last check: 2007-10-24)
		The Xtensa 32-bit microprocessor megafunction is the first processor architecture designed specifically to address embedded application challenges.
		The Xtensa Processor Generator is an easy to use browser-like interface used to select the various parameters for a wide variety of configurable options.
		The Xtensa software development environment is a GNU-based software tool suite that is generated to match the configured processor architecture.
	www.soccentral.com /results.asp?entryid=2157 (370 words)

	Tensilica Creates Fastest 90nm Licensable Processor Core
		Not only is the Xtensa LX processor the highest performance licensable processor core, but its superior architecture provides better performance on a per-MHz basis on the basic architecture with no configuration extensions.
		Xtensa LX reaches the highest clock rate published to date of any licensable 32-bit processor in 90nm technology.
		This is why Xtensa processors are being designed into so many new cellular phone applications.
	www.embeddedstar.com /press/content/2005/8/embedded18784.html (704 words)

	TechOnLine - New Configurable Processor Core has 350 MHz Worst-Case Performance (Site not responding. Last check: 2007-10-24)
		As with other Xtensa products, the Xtensa V is a configurable and extensible core, with designer changes to extend the Xtensa processor hardware, such as adding instructions, registers, processor state and custom execution units, automatically reflected in the entire development-software tool chain.
		Tensilica has also implemented an Incoming Request feature for the Xtensa processor interface (PIF) that lets Xtensa simultaneously execute instructions and handle read/writes to the processor's local data memory from external agents such as DMA engines or other tightly coupled processors.
		Designers extend the Xtensa processor by describing new instructions, registers, state variables and complex execution units using the Tensilica Instruction Extension (TIE) language.
	www.techonline.com /community/tech_topic/csoc/news/21191 (622 words)

	My-ESM - Tensilica aims Xtensa V core at linking CPUs in single design
		Having watched the average number of processors per SoC rise dramatically in the past year, Tensilica Inc. has designed its 350MHz Xtensa V core, slated to debut today, with the needs of multiprocessor designs in mind.
		To enable this concept, Tensilica has redesigned the Xtensa Local Memory Interface to bypass the usual bus interconnect, using instead a direct connection to daisy-chain CPUs.
		The new Xtensa V features will be available in September.
	www.my-esm.com /story/OEG20020830S0045 (560 words)

	Tensilica - Xtensa LX Configuration Options
		The Xtensa LX configurable processor core achieved the highest score recorded to date for a licensable processor core -- the Xtensa LX BDTIsimMark2000 score of 6150 at 370 MHz is 70% faster than the score for the next-fastest licensable core benchmarked by BDTI, the CEVA-X1620.*
		Tensilica’s customers today are already using the Xtensa processor core for a variety of DSP tasks including audio processing, image processing, video processing, and communications channel processing.
		The Xtensa LX processor can be used in such a wide variety of applications because Tensilica offers four separate means of accelerating DSP computations.
	www.tensilica.com /products/dsp_options1.htm (803 words)

	EETimes.com - Configurable processor scores best in office test, Tensilica says
		LONDON — The Xtensa LX configurable processor core available for license from Tensilica Inc. (Santa Clara, Calif.) has achieved the highest score for any processor on the Office Automation benchmark suite of the Embedded Microprocessor Benchmark Consortium, according to Tensilica.
		Although a so-called "out-of-the-box" Xtensa LX scored lower at 0.98880 for the OAmark than an out-of-the-box PowerPC 440GX processor, which recorded 1.07999, when the Xtensa LX was optimized its performance score was more than quadrupled to 4.19523, 3.88 times the performance of the PowerPC 440GX, Tensilica said.
		Tensilica used the EEMBC-provided, ECL-certified C Code with its XPRES Compiler to generate the optimized version of the Xtensa LX processor for this benchmark.
	www.eetimes.com /news/design/showArticle.jhtml?articleID=159905503 (570 words)

	NEC’s New TCP/IP Offload Engine Powered by 10 Tensilica Xtensa Processor Cores
		Tensilica’s Xtensa core offered us a superior design alternative — the benefits of a programmable, processor-based solution with the performance of a dedicated, rigid logic solution.
		One Xtensa core is configured for control management; another core is tasked with dispatching, and the eight remaining Xtensa cores take care of TCP and UDP protocol processing tasks in parallel.
		Starting with the Xtensa processor’s base instruction set, NEC added storage-networking-specific instructions, using the Tensilica Instruction Extension (TIE) language to create an even more optimized instruction set that performs powerful compute-centric acceleration in very few cycles.
	www.design-reuse.com /news/news5517.html (842 words)

	Xtensa III
		The Xtensa III release includes a 32-bit single precision floating point coprocessor option optimized for printing, graphics and audio applications.
		Xtensa III, the third generation of Tensilica's breakthrough technology, includes more complete configurability in hardware and software, more powerful features within the Xtensa architecture, and seamless integration of new DSP, control and media processor capabilities into the system-on-chip (SOC) environment.
		Xtensa III also includes complete automated methodology for generating designer-defined instructions using an upgraded Tensilica Instruction Extension (“TIE”) Compiler, and automated configurability of system development environments and leading third party RTOSes
	www.embeddedtechnology.com /Content/ProductShowcase/product.asp?DocID={13A8CE18-8E13-11D4-8C63-009027DE0829}&VNETCOOKIE=NO (453 words)

	Enhanced Xtensa processor core (Site not responding. Last check: 2007-10-24)
		Santa Clara, Calif. — The Xtensa V processor core has been unleashed for developers of networking and wireless communications ICs.
		The updated core sports a revised local memory interface, allowing this interface to attachment to multi-cycle and non-deterministic devices.
		Designers also gain access to a new Xtensa C-compiler (XCC) that delivers cross-file inlining; inter-procedural analysis and removal of unused functions; improved alias analysis and register scheduling; and a host of code generation improvements.
	www.commsdesign.com /printableArticle?articleID=16505453 (209 words)

	Olympus Renews and Expands License of Tensilica's Xtensa Microprocessor
		The Xtensa LX configurable processor can be used to meet high-performance and low-power goals far beyond the range of solutions achievable with standard general-purpose embedded processors.
		The Xtensa LX processor achieves performance levels rivaling the power and performance of hardware-only designs built with hand-coded RTL because design teams use Tensilica's easy-to-use, integrated tools to rapidly and carefully tune the processor for their particular application or function.
		Using a configurable and extensible processor core called Xtensa, Tensilica is the only company that has transformed the once-arduous task of generating a customized processor core and companion software development tool environment into an automated process that takes less than one hour.
	www.tmcnet.com /usubmit/-olympus-renews-expands-license-tensilicas-xtensa-microprocessor-/2006/jan/1288473.htm (942 words)

	Stretch Press Releases
		The Stretch S5000 processors leverage the Xtensa architecture's flexibility and broaden Tensilica's value proposition beyond Tensilica's current community of ASIC and ASSP developers to also include developers of virtually any compute-intensive application.
		Through this innovative new processor design, which integrates Tensilica's Xtensa technology, Stretch is making processor configurability available in off-the-shelf devices for the first time.
		The Stretch S5000 software-configurable processors provide a new way to develop compute-intensive applications by integrating programmable logic inside the processor as uncommitted instruction logic (i.e., logic not specific to a particular application or function) and by enabling developers to automatically create application-specific instructions from their C/C++ program using easy and familiar C-based tools.
	www.stretchinc.com /news/pr_042604_01.php (620 words)

Try your search on: Qwika (all wikis)